DIGITALELECTRONICSCIRCUIT

3rdSEMESTER-ETC& CSE CVRAMAN POLYTECHNIC



Prepared by SUCHISMITA SATPATHY DEPT. OF ETC CVRP,BBSR

NUMBERSYSTEM AND CODES

INTRODUCTION:-

- 1 Thetermdigitalreferstoaprocessthatisachievedbyusingdiscreteunit.
- In numbersystem there are different symbols and each symbol has an absolute value and also has place value.

RADIXORBASE:-

The radixor baseof anumber systemis defined as the number of different digits which canoccur in each position in the number system.

RADIXPOINT:-

Thegeneralized form of a decimal point is known as radix point. In any positional number system the radix point divides the integer and fractional part.

Nr=[Integerpart Fractionalpart]

Radixpoint

NUMBERSYSTEM:-

Ingeneralanumberinasystemhavingbaseorradix 'r'canbewrittenas

an an-1an-2.....a.a.a.1a.2....a.m

Thiswillbeinterpretedas

 $Y = a_n x r^n + a_{n-1} x r^{n-1} + a_{n-2} x r^{n-2} + \dots + a_0 x r^0 + a_{-1} x r^{-1} + a_{-2} x r^{-2} + \dots + a_{-m} x r^{-m}$

where Y=valueoftheentirenumber

 a_n =the valueofthenthdigit r =

radix

TYPESOFNUMBERSYSTEM:-

Therearefourtypesofnumber systems. Theyare

- 1. Decimalnumbersystem
- 2. Binarynumbersystem
- 3. Octalnumbersystem
- 4. Hexadecimalnumbersystem

DECIMALNUMBERSYSTEM:-

- 1 Thedecimalnumbersystemcontain tenunique symbols0,1,2,3,4,5,6,7,8and9. In
- decimal system 10 symbols are involved, so the base or radix is 10.
- Itisapositionalweighted system.
- 1 Thevalueattachedtothesymboldependsonitslocation withrespecttothedecimalpoint.

Ingeneral,

 $d_n \quad d_{n-1}d_{n-2}.....d_0.d_{-1}d_{-2}....d_{-m}$

isgiven by

 $(d_n x \ 10^n) + (d_{n-1}x \ 10^{n-1}) + (d_{n-2}x \ 10^{n-2}) + \dots + (d_0x \ 10^0) + (d_{-1}x \ 10^{-1}) + (d_{-2}x \ 10^{-2}) + \dots + (d_{-m}x \ 10^{-m})$ For example:-

9256.26=9x1000+2x100+5x10+6x1+2x(1/10)+6x(1/100)

=9x10³+2x 10²+5 x10¹+6x10⁰+2x10⁻¹+ 6x10⁻²

BINARYNUMBERSYSTEM:-

- 1 Thebinarynumbersystemisapositionalweightedsystem. The
- base or radix of this number system is 2.
- I Ithastwoindependentsymbols.
- The symbols used are 0 and 1.
- A binary digit is called a bit.
- 1 Thebinarypointseparatesthe integerandfractionparts.

Ingeneral,

 $d_n \quad d_{n-1}d_{n-2}....d_0.d_{-1}d_{-2}...d_{-k}$

isgiven by

 $(d_n x 2^n) + (d_{n-1} x 2^{n-1}) + (d_{n-2} x 2^{n-2}) + \dots + (d_0 x 2^0) + (d_{-1} x 2^{-1}) + (d_{-2} x 2^{-2}) + \dots + (d_{-k} x 2^{-k})$

OCTALNUMBERSYSTEM:-

- I Itisalsoapositionalweightedsystem. Its
- base or radix is 8.
- I Ithas8 independentsymbols0,1,2,3,4,5,6and7.
- I Itsbase8=2³,every3-bitgroupofbinary canberepresentedbyanoctaldigit.

HEXADECIMALNUMBERSYSTEM:-

- 1 Thehexadecimalnumbersystemisapositionalweightedsystem. The
- base or radix of this number system is 16.
- I Thesymbolsusedare0,1,2,3,4,5,6,7,8,9,A,B,C,D,Eand F
- 1 Thebase16 =24 ,every4- bit groupofbinarycanberepresentedbyanhexadecimaldigit.

CONVERSIONFROMONENUMBERSYSTEMTOANOTHER:-

1. <u>BINARYNUMBERSYSTEM</u>:-

(a) **<u>Binarytodecimalconversion</u>:-**

In this method, each binary digit of the number is multiplied by its positional weight and the product terms are added to obtain decimal number.

Forexample:

(i) Convert(10101)₂todecimal.

Solution :

(ii) Convert(111.101)₂todecimal.

Solution:

$$\begin{array}{rl} (111.101)_2 & = (1x2^2) + (1x2^1) + (1x2^0) + (1x2^{-1}) + (0x2^{-2}) + (1x2^{-3}) \\ & = 4 + 2 + 1 + 0.5 + 0 + 0.125 \\ & = (7.625)_{10} \end{array}$$

(b) BinarytoOctalconversion:-

For conversionbinary tooctal thebinarynumbersaredivided intogroupsof 3bitseach, startingatthe binary point and proceeding towards left and right.

<u>Octal</u>	Binary	<u>Octal</u>	<u>Binary</u>
0	000	4	100
1	001	5	101
2	010	6	110
3	011	7	111

Forexample:

(i) Convert(101111010110.110110011)₂intooctal.

Solution :

011 3
3
)
I

(c) BinarytoHexadecimalconversion:-

For conversionbinary tohexadecimal number thebinarynumbersstartingfrom thebinarypoint, groups are made of 4 bits each, on either side of the binary point.

<u>Hexadecimal</u>	Binary	<u>Hexadecimal</u>	Binary
0	0000	8	1000
1	0001	9	1001
2	0010	А	1010
3	0011	В	1011
4	0100	С	1100
5	0101	D	1101
6	0110	E	1110
7	0111	F	1111

Forexample:

(i) Convert(1011011011)₂intohexadecimal.

Solution:

GivenBinary number	10	1101	1011
Groupof4bitsare	0010	1101	1011
Converteachgroupinto hex	= 2	D	В
Theresultis(2DB) ₁₆			

(ii) Convert(01011111011.011111)2intohexadecimal.

Solution:

GivenBinary number	010	1111	1011	•	0111	11
Groupof3bitsare	=0010	1111	1011		0111	1100
Converteachgroupintooctal=	2	F	В	•	7	С

Theresultis(2FB.7C)₁₆

2. DECIMALNUMBER SYSTEM:-

(a) Decimaltobinaryconversion:-

In the conversion the integer number are converted to the desired base using successive division by the base or radix.

Forexample:

(i) Convert(52)₁₀intobinary.

Solution:

Divide the given decimal number successively by 2 read the integer part remainder upwards to get equivalentbinary number. Multiply the fraction part by 2. Keep the integer in the product asit is and multiply the new fraction in the product by 2. The process is continued and the integer are read in the products from top to bottom.

 $\begin{array}{cccc} 2\underline{152} \\ 2\underline{126} & -0 \\ 2\underline{113} & -0 \\ 2\underline{16} & -1 \\ 2\underline{13} & -0 \\ 2\underline{11} & -1 \\ 0 & -1 \end{array}$

Resultof(52)₁₀is (110100)₂ (ii) Convert(105.15)₁₀intobinary.

Solution:

Integer	rpart	Fraction part
2 <u> 105</u>		0.15x2=0.30
2 <u>152</u>	[—] 1	0.30x2=0.60
2 <u>l26</u>	_0	0.60x2=1.20
2 <u> 13</u>	_0	0.20x2=0.40
2 <u>l6</u>	[—] 1	0.40x2=0.80
2 <u> 3</u>	_0	0.80x2=1.60
2 <u> 1</u>	[—] 1	
0	[—] 1	

Resultof(105.15)₁₀is(1101001.001001)₂

(b) Decimaltooctalconversion:-

To convert the given decimal integer number to octal, successively divide the given number by 8 till the quotient is 0. To convert the given decimal fractions to octal successively multiply the decimal fraction and the subsequent decimal fractions by 8 till the product is 0 or till the required accuracy is obtained.

Forexample:

(i) Convert(378.93)₁₀intooctal.

Solution:

8 <u>1378</u>		0.93x8=7.44
8 <u>l47</u>	<u> </u>	0.44x8=3.52
8 <u>15</u>	— 7	0.52x8=4.16
0	<u> </u>	0.16x8=1.28

Resultof(378.93)10is(572.7341)8

(c) Decimaltohexadecimalconversion:-

Thedecimaltohexadecimalconversionissameasoctal.

Forexample:

(i) Convert(2598.675)₁₀intohexadecimal.

Solution:

	Remaiı Decima			Hex
16 <u> 2598</u>			0.675x16=10.8	А
16 <u> 162</u>	—6	6	0.800x16=12.8	С
16 <u> 10</u> 0	—2 — 10	2 A	0.800x16=12.8 0.800x16=12.8	C C

Resultof(2598.675)10is(A26.ACCC)16

3. OCTAL NUMBER SYSTEM:-

(a) Octaltobinaryconversion:-

To convertagive naoctal number to binary, replace each octal digit by its3-bit binary equivalent.

Forexample:

Convert(367.52)₈intobinary.

Solution: GivenOctalnumberis	3	6	7		5	2
Converteachgroupoctal to binary	=011	11	0111	.10	1010)

Resultof(367.52)8is(011110111.101010)2

(b) Octaltodecimal conversion:-

Forconversionoctaltodecimalnumber, multiplyeachdigitin theoctalnumberby theweightof its position and add all the product terms

Forexample: -

Convert(4057.06)₈todecimal

Solution:

 $\begin{array}{rcrcrc} (4057.06)_8 & = & 4x8^3 + 0x8^2 + 5x8^1 + 7x8^0 + 0x8^{-1} + 6x8^{-2} \\ & = & 2048 + 0 + 40 + 7 + 0 + 0.0937 \end{array}$

= (2095.0937)₁₀

Resultis(2095.0937)10

(c) Octaltohexadecimalconversion:-

Forconversion of octal to Hexadecimal, first convert the given octal number to binary and then binary number to hexadecimal.

Forexample:-

Convert(756.603)₈tohexadecimal.

Solution:-								
Givenoctal no.		7	5	6	-	6	0	3
Convert eachoctaldigittobinary	=	111	101	110		110	000	011
Group of 4bits are	=	0001	1110	1110		1100	0001	1000
Convert4bitsgrouptohex.	=	1	Е	Е		С	1	8

Resultis(1EE.C18)16

(4)<u>HEXADECIMALNUMBERSYSTEM</u>:-(a)<u>Hexadecimaltobinaryconversion</u>:-

For conversion of hexadecimal to binary, replace hexadecimal digit by its 4 bit binary group.

Forexample:

Convert(3A9E.B0D)₁₆intobinary.

Solution: GivenHexadecimalnumberis	3	A	9	Е	•	В	0	D
Convert each hexadecimal 4 bitbinary	= 0011	101010	01111	0.101	1000	00110	1 digit to	

Resultof(3A9E.B0D)8is(0011101010011110.101100001101)2

(b) Hexadecimaltodecimalconversion:-

Forconversion of hexadecimal to decimal, multiply each digit in the hexadecimal number by its position weight and add all those product terms.

Forexample: -Convert(A0F9.0EB)₁₆todecimal

Solution:

 $\begin{array}{rcl} (\mathsf{A0F9.0EB})_{16} &= (10 \times 16^3) + (0 \times 16^2) + (15 \times 16^1) + (9 \times 16^0) + (0 \times 16^{-1}) + (14 \times 16^{-2}) + (11 \times 16^{-3}) \\ &= & 40960 + 0 + 240 + 9 + 0 + 0.0546 + 0.0026 \\ &= & (41209.0572)_{10} \end{array}$

Resultis(41209.0572)₁₀ (c) <u>HexadecimaltoOctalconversion</u>:-

For conversion of hexadecimal tooctal, first convert the given hexadecimal number to binary and then binary number to octal.

Forexample:-Convert(B9F.AE)₁₆tooctal.

Solution:-								
Givenhexadecimalno.is		В	9	F	=	А	E	
Converteachhex.digittobinary	=	1011	1001	11	111	1010	111	10
Groupof3bitsare	=	10111	0 0)111 [.]	11	1010	11100)
Convert3bitsgrouptooctal.	=	5	6	3	7	5	3	4

Result is (5637.534)8

BINARYARITHEMATICOPERATION:-

1. BINARY ADDITION:-

Thebinaryaddition rulesareasfollows 0+0=0;0+1=1;1+0=1;1+1=10,i.e0witha carryof1

Forexample:-

Add(100101)₂and(1101111)₂. Solution:-

Resultis(10010100)2

2. BINARYSUBTRACTION:-

Thebinarysubtractionrulesareasfollows 0-0=0; 1-1=0;1-0=1; 0-1=1, witha borrowof1

Forexample:-Substract(111.111)₂from(1010.01)₂. Solution :-

> 10 1 0.0 1 0 - <u>1 1 1. 1 1 1</u> <u>00 10.0 11</u>

Resultis(0010.011)2

3. BINARYMULTIPLICATION:-

The binary multiplication rules are as follows $0 \times 0 = 0$; $1 \times 1 = 1$; $1 \times 0 = 0$; $0 \times 1 = 0$ For example:-

Multiply(1101)₂by(110)₂. Solution :-

$$\begin{array}{r}
11 \ 0 \ 1 \\
\times \ 110 \\
00 \ 0 \ 0 \\
11 \ 0 \ 1 \\
+ \ 110 \ 1 \\
10 \ 01 \ 11 \ 0 \\
\end{array}$$

Resultis(1001110)2

4. BINARY DIVISION:-

Thebinarydivisionisverysimpleandsimilartodecimalnumbersystem. The division by '0' is meaningless. Sowehave only 2 rules

0÷1 =0 1÷1 =1 Forexample:-Divide(10110)₂by(110)₂. Solution

:-

Resultis(111.1)2

1'sCOMPLEMENTREPRESENTATION:-

The1's complement of a binary number is obtained by changing each 0 to 1 and each 1 to 0.

Forexample:-

Find(1100)₂1'scomplement.

Solution:-

Given	1	1	0	0
1'scomplementis	0	0	1	1

Resultis(0011)2

2'sCOMPLEMENTREPRESENTATION:-

The2'scomplement of a binary number is a binary number which is obtained by adding1 to the 1's complement of a number i.e.

2'scomplement=1'scomplement +1

Forexample:-

Find(1010)₂2'scomplement.

Solution:-

Given		1	0	1	0
1'scomplementis		0	1	0	1
rocomplementio	+	U		U	1
2'scomplement		0	1	1	0

Resultis(0110)2

<u>SIGNEDNUMBER</u>:-

In sign –magnitude form,additionalbit calledthesignbit isplaced infrontof thenumber. If the signbit is 0, the number is positive. If it is a 1, the number is negative.

Forexample:-

0 1 0 1 0 0 1= +41 ↑ Signbit 1 1 0 1 0 0 1= -41 ↑ Signbit

SUBSTRACTIONUSINGCOMPLEMENTMETHOD:-

<u>1's COMPLEMENT</u>:-

In 1's complement subtraction, add the 1's complement of subtrahend to the minuend. If there is a carry out, then the carry is added to the LSB. This is called end around carry. If the MSB is 0, the result is positive. If the MSB is 1, the result is negative and is in its 1's complement form. Then take its 1's complement to get the magnitude in binary.

Forexample:-

Subtract(10000)₂from(11010)₂using1'scomplement.

 $\begin{array}{rcrcr} 11010 & 11010 & = 26 \\ -10000 & => & + \underline{01111} & (1's \ complement) & = - \underline{16} \\ Carry & \rightarrow & 101001 & + 10 \\ & + \underline{& 1} \\ & \underline{01010} & = + 10 \end{array}$

Resultis+10

Solution:-

2's COMPLEMENT:-

In 2's complement subtraction, add the 2's complement of subtrahend to the minuend. If there is a carry out, ignoreit. If the MSB 0, theresult is positive. If the MSB 1, theresult is negative and is inits 2's complement form. Then take its 2's complement to get the magnitude in binary.

Forexample:-

Subtract(1010100)₂from(1010100)₂using2'scomplement.

Solution:-

	10 1 0 10 0		10 1 0 10 0		=	84			
-	10 1 0 10 0	=>	+ <u>0 101 10 0(</u> 2'scomplement)		=	- <u>84</u>			
			= 0(result=0)			<u>0</u>			
He	Hence MSB is0. Theanswerispositive.So itis+0000000 =0								

DIGITALCODES:-

In practice the digital electronics requires to handle data which may be numeric, alphabets and special characters. This requires the conversion of the incoming data into binary format before it can be processed. There is various possible ways of doing this and this process is called encoding. To achieve the reverse of it,we use decoders.

WEIGHTEDANDNON-WEIGHTEDCODES:-

Therearetwotypesofbinary codes

- 1) Weightedbinary codes
 - 2) Non-weightedbinary codes

Inweighted codes, foreach position (orbit), there is specific weight attached.

Forexample, inbinary number, each bitis assigned particular weight 2n where 'n' is the bit number forn =

0,1,2,3,4theweightsare1,2,4,8,16 respectively.

Example :- BCD

Non-weightedcodesarecodeswhicharenotassigned withany weighttoeachdigitposition, i.e.,each digit position within the number is not assigned fixed value. Example:-Excess-3(XS-3)codeandGraycodes

Example:-Excess-3(XS-3)codeandGraycodes

BINARYCODEDDECIMAL(BCD):-

BCD is a weighted code. In weighted codes, each successive digitfrom right to left represents weights equal to some specified value and to get the equivalent decimal number add the products of the weights by the corresponding binary digit. 8421 is the most common because 8421 BCD is the most natural amongst theother possible codes.

Forexample:-

(567)₁₀isencodedinvarious4bitcodes.

Solution:-

Decimal	\rightarrow	5	6	7
8421code	\rightarrow	0101	0110	0111
6311code	\rightarrow	0111	1000	1001
5421code	\rightarrow	1000	0100	1010

BCDADDITION:-

Additionof BCD (8421) is performedbyaddingtwo digits of binary, startingfrom least significant digit. In case if the result is an illegal code (greater than 9) or if there is a carry out of one then add 0110(6) and add the resulting carry to the next most significant.

Forexample:-

Add679.6from536.8usingBCDaddition.

Solution:-

67 9.6		01100	11110	01.011	0		(679.6inBCD)			
+ <u>5 3 6.8</u>	=>+	010100	11	0110	.100	0	(536.8 in BCD)			
12 1 6.4		10111	010	1111	.111	0	(Allareillegalcodes)			
	-	<u>+ 0110+</u>	0110+	0110.+	-011	<u>0</u>	(Add0110toeach)			
	0001	0010	0001	0110.0)100					
	1	2	1	6		4	(correctedsum =1216.4)			
Resultis12	216.4									

BCDSUBTRACTION:-

The BCD subtraction is performed by subtracting the digits of each 4 –bit group of the subtrahend from corresponding 4 –bit group of the minuend in the binary starting from the LSD. If there is no borrow from the next higher group[then no correction is required. If there is a borrow from the next group, then $6_{10}(0110)$ is subtracted from the difference term of this group.

Forexample:-

Subtract147.8from206.7using8421BCDcode.

Solution:-								
206.7	00100000	0110	.0111		(206.7in BCD)			
- <u>147.8</u>	=>- <u>00010100</u>	011	1.100	0	_(147.8inBCD)			
58.9	0000101111	10.111	1		(Borrowsarepresent)			
	-01	10-011	001	10				
		010110	00.10	01				
	5	8		9	(correcteddifference=58.9)			
					· · · · · · · · · · · · · · · · · · ·			

Resultis(58.9)10

EXCESSTHREE(XS-3)CODE:-

The Excess-3 code, also called XS-3, is a non- weighted BCD code. This derives it name from the fact thateach binary code word is the corresponding 8421 code word plus 0011(3). It is a sequential code. It is a self complementing code.

XS-3ADDITION:-

In XS-3 addition, add the XS-3 numbers by adding the 4 bit groups in each column starting from the LSD. If there is no carry out from the addition of any of the 4 bit groups, subtract 0011 from the sum term of those groups. If there is a carry out, add 0011 to the sum term of those groups

Forexample:-

Add37and28usingXS-3code.

37		01101010	(37inXS-3)
+ <u>2 8</u>	=>	+ <u>01011011</u>	(28inXS-3)
65		1011 1 1010	(Carry is generated) (Propagatecarry)
		1100 0101	(Add0110tocorrect0101and
		- <u>0011 +0011</u> 1001 1000	subtract0011tocorrect1100) (Correctedsum inXS-3=6510)
			(· · · · · · · · · · · · · · · · · · ·

XS-3SUBTRACTION:-

To subtract in XS-3 number by subtracting each 4-bit group of the subtrahend from the corresponding 4-bit group of the minuend starting from the LSD. If there is no borrow from the next 4-bit group. add 0011 to the difference term of such groups. If there is a borrow, subtract 0011 from the difference term.

Forexample:-

Subtract175from267usingXS-3code.

Solution :-` 267		010110	10	1010	(267inXS-3)
207		010110	10	1010	(20/11/3-3)
<u>-175</u>	=>	- <u>01001</u>	010	100	<u>0(</u> 175inXS-3)
092		000011 <u>+0011-0</u>			(Correct0010and0000byadding0011and correct1111bysubtracting0011)
		0011	1100	0101	(Correcteddifference inXS-3=92 ₁₀)

ASCIICODE:-

The American Standard Code for Information Interchange (ASCII) pronounced as 'ASKEE' is widely used alphanumeric code. This is basically a 7 bit code. The number of different bit patterns that can be created with 7 bits is 27 = 128, the ASCII can be used to encode both the uppercase and lowercase characters of the alphabet(52symbols) and some special symbols inaddition to the 10 decimal digits. It is shown below shows the ASCII groups.

LSBs	MSBs											
	000	001	010	011	100	101	110	111				
0000	NUL	DEL	Space	0	@	Р	Р					
0001	SOH	DC1	!	1	А	Q	а	q				
0010	STX	DC2	"	2	В	R	b	r				
0011	ETX	DC3	#	3	С	S	С	S				
0100	EOT	DC4	\$	4	D	Т	d	t				

TheASCIIcode

0101	ENQ	NAK	%	5	E	U	е	u
0110	ACK	SYN	&	6	F	V	f	v
0111	BEL	ETB	"	7	G	W	g	w
1000	BS	CAN	(8	Н	Х	h	х
1001	HT	EM)	9	I	Y	i	у
1010	LF	SUB	*	:	J	Z	j	z
1011	VT	ESC	+	;	К	[k	{
1100	FF	FS	,	<	L	١	Ι	
1101	CR	GS	-	=	М]	m	}
1110	SO	RS	•	>	N	^	n	~
1111	SI	US	1	?	0	_	0	DLE

EBCDICCODE:-

The Extended Binary Coded Decimal Interchange Code (EBCDIC) pronounced as 'eb –si- dik' is an 8 bit alphanumeric code.Since28= 256bitpatterns canbe formedwith8 bits.Itis used by mostlargecomputers to communicate in alphanumeric data. The table shown below shows the EBCDIC code.

LSD (Hex)	MSD(I	MSD(Hex)														
	0	1	2	3	4	5	6	7	8	9	А	В	С	D	E	F
0	NUL	DLE	DS		SP	&							[]	١	0
1	SOH	DC1	SOS				/		а	j	~		А	J		1
2	STX	DC2	FS	SYN					b	k	S		В	K	S	2
3	ETX	DC3							с	I	t		С	L	Т	3
4	PF	RES	BYP	PN					d	m	u		D	М	U	4
5	HT	NL	LF	RS					е	n	v		E	Ν	V	5
6	LC	BS	EOB	YC					f	0	w		F	0	W	6
7	DEL	IL	PRE	EOT					g	р	х		G	Р	Х	7
8		CAN							h	q	у		Н	Q	Y	8
9		EM							i	r	z		Ι	R	Z	9
А	SMM	CC	SM		Ø	!	Ι	:								
В	VT				•	\$,	#								
С	FF	IFS		DC4	<	*	%	@								
D	CR	IGS	ENQ	NAK	()	_	"								
E	SO	IRS	ACK		+	;	>	=								
F	SI	IUS	BEL	SUB	Ι	6	?	"								

TheEBCDICcode

GRAYCODE:-

Thegraycode isanon-weighted code. It is notaBCDcode. It is cyclic code because successive words in this differ in one bit position only i.e it is a unit distance code.

Gray code is used in instrumentation and data acquisition systems where linear orangulardisplacement is measured. They are also used in shaft encoders, I/O devices, A/D converters and other peripheral equipment.

BINARY-TO-GRAY CONVERSION:-

 $If ann-bit binary number is represented by B_n B_{n-1--} - - B_1 and its gray code equivalent by G_n G_{n-1} - - - G_1, where B_n and G_n are the MSBs , then gray code bits are obtained from the binary code as follows G_n = B_n$

G_{n-1}=B_n⊕B_{n-1} .

•

 $G_1 = B_2 \oplus B_1$

Wherethesymbol[®]standsforExclusiveOR(X-OR)

Forexample:-

Convertthe binary1001totheGraycode.

Solution:-`

Binary→ 1		-⊕•0	-⊕•0	$- \oplus $	1
	↓	Ļ		Ļ	↓
Gray→	1	1		0	1

Thegraycodeis1101

GRAY-TO-BINARY CONVERSION:-


If ann-bitgray number is represented by G_nG_{n-1} ------ G_1 and its binary equivalent by B_nB_{n-1} ------- B_1 , then binary bits are obtained from Gray bits as follows : B_n

 $= G_{n}$ $B_{n-1} = B_{n} \oplus G_{n-1}$ \vdots $B_{1} = B_{2} \oplus G_{1}$

Forexample:-

ConverttheGraycode1101tothebinary.

Solution:-



Thebinary codeis1001

LOGICGATES

LOGICGATES:-

- 1 Logicgatesarethefundamentalbuildingblocks of digital systems. There
- are 3 basic types of gates AND, OR and NOT.
- Logic gates are electronic circuits because they are made up of a number of electronic devices and components.
- Inputs and outputs of logic gates can occuronly in 2 levels. These two levels are termed HIGH and LOW, or TRUE and FALSE, or ON and OFF or simply 1 and 0.
- ¹ Thetable which listsall thepossible combinations of input variables and the corresponding outputs is called a truth table.

LEVEL LOGIC:-

Alogicin which the voltage levels represents logic1 and logic0. Level logic may be positive or negative logic. **PositiveLogic:**

A positivelogicsystem is theone in which the higher of the two voltage levels represents the logic1 and the lower of the two voltages level represents the logic 0.

NegativeLogic:-

A negativelogicsystemistheone in which thelowerof the two voltage levelsrepresents the logic1 and the higher of the two voltages level represents the logic 0.

DIFFERENTTYPESOFLOGICGATES:-

NOT GATE (INVERTER):-

- A NOTgate, also calledand inverter, hasonlyone inputandoneoutput. It is
- a device whose output is always the complement of its input.
- Theoutputof a NOTgate is the logic1 state when its input is in logic0 state and the logic0 state when its inputs is in logic 1 state.


ICNo.:-7404

LogicSymbol

out

INPUT A	OU <u>TP</u> UT A
0	1
1	0


Truthtable




ANDGATE:-

- I AnAND gatehastwoor moreinputsbutonlyoneoutput.
- 1 Theoutput islogic1 stateonlywhen each one of its inputsisat logic1 state. The
- I output is logic 0 state even if one of its inputs is at logic 0 state.

ICNo.:-7408



TimingDiagram




<u>TruthTable</u>				
OUTPUT				
Α	В	Q=A.B		
0	0	0		
0	1	0		
1	0	0		
1	1	1		

ORGATE:-

- I AnOR gatemayhavetwoor moreinputsbutonlyoneoutput.
- I Theoutput islogic1 state, even if one of its input is in logic1 state.
- 1 Theoutputislogic0state,onlywheneachoneofitsinputsisinlogicstate.


ICNo.:-7432 LogicSymbol



TruthTable

I	INF	PUT	OUTPUT
	Α	В	Q=A+B
ſ	0	0 0	
Ī	0	1	1
ſ	1	0	1
	1	1	1

TimingDiagram



NANDGATE:-

- I NANDgateisacombinationofanANDgateandaNOTgate.
- Theoutput is logic0 when eachof the input is logic 1andfor anyothercombination of inputs, the output is logic 1.
- IC No.:- 7400 two input NAND gate 7410threeinputNANDgate 7420 four input NAND gate 7430eightinputNANDgate


LogicSymbol



TruthTable

INPUT		OUTPUT	
Α	В	Q= A.B	
0	0	1	
0	1	1	
1	0	1	
1	1	0	

TimingDiagram




Q

NORGATE:-

- NORgateis acombinationofanORgateandaNOTgate.
- Theoutput is logic1,onlywheneachoneof itsinputis logic 0andforanyother combination f inputs, the output is a logic 0 level.

IC No.:- 7402 two input NOR gate 7427threeinputNORgate 7425 four input NOR gate


LogicSymbol



TruthTable

INPUT		OUTPUT
Α	В	Q=A+B
0	0	1
0	1	0
1	0	0
1	1	0

TimingDiagram



EXCLUSIVE-OR(X-OR)GATE:-

- AnX-ORgateisatwoinput, one output logic circuit.
- Theoutput is logic1 when oneandonlyoneof its two inputs is logic1. When both the inputs is logic 0 or when both the inputs is logic 1, the output is logic 0.

ICNo.:-7486


LogicSymbol


INPUTSareAandB

OUTPUTis**Q**=A⊕B

=A B+A B

TimingDiagram






EXCLUSIVE-NOR(X-NOR)GATE:-

- I AnX-NORgate isthecombination of anX-ORgate and a NOTgate. An
- I X-NOR gate is a two input, one output logic circuit.
- I Theoutput is logic1only whenboth theinputsarelogic0or whenboth the inputs is1. The
- I output is logic 0 when one of the inputs is logic 0 and other is1.

TruthTable

INF	νUT	OUTPUT	
Α	В	Q=A⊕B	
0	0	0	
0	1	1	
1	0	1	
1	1	0	


LogicSymbol



OUT=AB+AB

=AXNORB

TimingDiagram




INPUT		OUTPUT	
A B		OUT=A XNORB	
0	0	1	
0	1	0	
1	0	0	
1	1	1	

UNIVERSALGATES:-

There are 3 basic gates AND, OR and NOT, there are two universal gates NAND and NOR, each of which can realize logic circuits single handedly. The NAND and NOR gates are called universal building blocks. Both NAND and NOR gates can perform all logic functions i.e. AND, OR, NOT, EXOR and EXNOR.

NANDGATE:-


a) InverterfromNANDgate



Input =A Output Q=A


b) ANDgatefromNANDgate

InputsareAandB Output Q=A.B




c) **ORgatefromNANDgate**

InputsareAandB Output Q=A+B




d) NORgatefromNANDgate

Inputsare<u>Aand</u>B Output **Q=A+B**





e) <u>EX-ORgatefromNANDgate</u>

InputsareAandB Output Q=AB +AB



f) <u>EX-NORgateFromNANDgate</u>






NORGATE:-

a) InverterfromNORgate Input =A Output Q=A




b) <u>ANDgatefromNORgateIn</u> put s are A and BOutput Q = A.B




c) **ORgatefromNORgate**

InputsareAandB Output Q=A+B




d) NANDgatefromNORgate

InputsareAandB Output Q=A.B




e) <u>EX-ORgatefromNORgate</u>

InputsareAandB Output Q=AB +AB



f) <u>EX-NORgateFromNORgate</u>

Inputs are A and B_ Output Q=AB +A B



THRESHOLDLOGIC:-

INTRODUCTION:-

- ¹ Thethresholdelement, also called the thresholdgate (T-gate) is a much more powerful device than any of the conventional logic gates such as NAND, NOR and others.
- Complex, largeBoolean functions can be realized using much fewer threshold gates.
- Frequentlyasingle threshold gate can realize averycomplexfunction whichotherwise mightrequire a large number of conventional gates.
- ¹ T-gate offersincomparablyeconomicalrealization; it hasnotfoundextensiveuse with the digital system designers mainly because of the following limitations.
 - 1. Itisverysensitivetoparametervariations.
 - 2. Itisdifficulttofabricate itinICform.

3. Thespeedofswitchingofthresholdelementsinmuchlowerthanthatofconventionalgates.

THETHRESHOLDELEMENTS:-

- A threshold element or gate has 'n' binary inputs x₁, x₂,, x_n; and a single binary output F. But in addition to those, it has two more parameters.
- ItsparametersareathresholdTandweightsw₁,w₂,...,w_n.Theweightsw₁,w₂,...,w_nareassociated with the input variables x₁, x₂, ...,x_n.
- 1 The value of the threshold (T) and weights may be real, positive or negative number. The
- symbol of the threshold element is shown in fig.(a).
- Itisrepresentedbyacircle partitioned intotwoparts,onepart representstheweightsandother represents T.
- I Itisdefinedas


 $\begin{array}{c} n\\ F(x_1,x_2,\ldots,x_n)=1 \text{ if and only if } \sum_{i=1}^{n} w_i x_i \geq T\\ i=1\\ \text{otherwise}\\ F(x_1,x_2,\ldots,x_n)=0 \end{array}$

n

i=1


 \Box The sumand productoperationarenormalarithmetic operations and the sum $\sum w_i x_i {\geq} T$

iscalled the weighted sum of the elementor gate.



Example:-

ObtaintheminimalBooleanexpressionfromthethresholdgateshowninfigure.



Solution:-

The threshold gate with three inputs x_1 , x_2 , x_3 with weights $-2(w_1)$, $4(w_2)$ and $2(w_3)$ respectively. The value of threshold is 2(T). The table shown is the weighted sums and outputs for all input combinations. For this threshold gate, the weighted sum is

$$w = w_1 x_1 + w_2 x_2 + w_3 x_3$$


=(-2)x_1+(4)x_2+(2)x_3
=-2x_1+4x_2+2x_3

TheoutputFislogic1forw≥2anditis logic0forw<2

InputVariables		es	WeightedSum	Output
X 1	X 2	X 3	$w = -2x_1 + 4x_2 + 2x_3$	F
0	0	0	0	0
0	0	1	2	1
0	1	0	4	1
0	1	1	6	1
1	0	0	-2	0
1	0	1	0	0
1	1	0	2	1
1	1	1	4	1


From theinput-outputrelationisgiveninthetable,theBooleanexpressionfor theoutputis

TheK-mapforF is




UNIVERSALITYOFAT-GATE:-

- A single T-gate can realize a large numberoffunctions by merely changing either the weights or the threshold or both, which can be done by altering the value of the corresponding resistors.
- Sinceathresholdgate canrealize universalgates, i.e., NANDgatesand NORgates, athresholdgate is also a universal gate.
- SinglethresholdgatecannotrealizebyasingleT-gate
- RealizationoflogicgatesusingT-gatesisshownin thebelowfigure.







(c) AND gate F = AB




(d) $F = \overline{A} + \overline{B} = \overline{AB}$



(e) $F = A \cdot B = \overline{A + B}$





Input	Weighted sum	Output
A	W = -A	F
0	0	1
1	-1	0

Inputs		Weighted sum	Output
A	В	w = A + B	F
0	0	0	0
0	1	1	1
1	0	1	<u> </u>
1	1	2	1

Inputs		Weighted sum	Output
A	В	w = A + B	F
0	0	0	0
0	1	1	0
1	0	1	0
1	1	2	1

Inputs		Weighted sum	Output	
A B		w = -A - B		
0	0	0	1	
0	1	-1	1	
1	0	-1	1	
1	1	-2	0	

Inpute A B		Weighted sum	Output
		w = -A - B	F
0	0	0	1
0	1	-1	0
1	0	-1	0
1	1	-2	0

Inputs A B		Weighted sum	Output
		w = -A + B	F
0	0	0	0
õ	1	1	1
1	0	-1	0
1	1	0	0

Inputs		Weighted sum	Output	
A	в	w = A - B	F	
0	0	0	0	
0	1	-1	0	
1	0	1	1	
1	1	0	0	

BOOLEAN ALGEBRA

INTRODUCTION:-

- Switchingcircuitsarealsocalledlogiccircuits,gatescircuitsanddigitalcircuits.
- Switching algebra is also called Boolean algebra.
- Booleanalgebra isasystemof mathematicallogic. It isan algebraicsystemconsisting of the set of elements (0,1), two binary operators called OR and AND and unary operator called NOT.
- I Itisthebasicmathematicaltoolintheanalysisand synthesisof switching circuits. It is a
- way to express logic functions algebraically.
- Anycomplex logic canbeexpressedbyaBooleanfunction.
- I TheBooleanalgebraisgovernedbycertainwelldevelopedrulesandlaws.

AXIOMSANDLAWSOFBOOLEANALGEBRA:-

Axioms or postulates of Boolean algebra are set of logical expressions that are accepted without proof and upon which we can build a set of useful theorems. Actually, axioms are nothing more than the definitions of the three basic logic operations AND, OR and INVERTER. Each axiom can be interpreted as the outcome of an operation performed by a logic gate.

ANDoperation	OR operation	NOToperation
Axiom 1: 0. 0=0	Axiom5:0+0=0	Axiom 9:1=0
Axiom 2:0.1=0	Axiom6:0+1=1	Axiom10:0=1
Axiom 3:1.0=0	Axiom7:1+0=1	
Axiom 2:1.1=1	Axiom8:1+1=1	

1. ComplementationLaws:-

Theterm complementsimply means invert, i.e.to changes0s to 1s and1sto0s.Thefive lawsof complementation are as follows:

Law1: $0=\overline{1}$ Law2:1=0 _ Law3:ifA =0,thenA=1 Law4:ifA=1,thenA= $\overline{0}$ Law5: $\overline{A}=0$ (doublecomplementationlaw) 2. ORLaws:-ThefourORlawsareasfollows

Law 1: A + 0 = 0(Null law) Law2: A + 1 = 1(Identitylaw) Law 3: A + A = ALaw4: A + A = 1

3. ANDLaws:-

The four AND laws are as follows Law 1: $A \cdot 0 = 0$ (Null law) Law2: $A \cdot 1 = 1$ (Identitylaw) Law 3: $A \cdot A = A$ Law4: $A \cdot A = 0$

4. CommutativeLaws:-

CommutativelawsallowchangeinpositionofANDorORvariables.Therearetwocommutativelaws.

=

=

Law1: A +B =B+ A Proof

Α	В	A+B
0	0	0
0	1	1
1	0	1
1	1	1

В	Α	B+A
0	0	0
0	1	1
1	0	1
1	1	1

Law2: A .B =B.A

Proof

Α	В	A.B
0	0	0
0	1	0
1	0	0
1	1	1

В	Α	B.A
0	0	0
0	1	0
1	0	0
1	1	1

Thislawcanbeextendedtoanynumberof variables. Forexample A.B. C=B.C. A =C. A.B=B. A.C

5. AssociativeLaws:-

The associative laws allow grouping of variables. There are 2 associative laws. Law1: (A+B)+C=A+(B+C)

Proof

Α	В	С	A+B	(A+B)+C
0	0	0	0	0
0	0	1	0	1
0	1	0	1	1
0	1	1	1	1
1	0	0	1	1
1	0	1	1	1
1	1	0	1	1
1	1	1	1	1

=

Α	В	С	B+C	A+(B+C)
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	1	1
1	0	0	0	1
1	0	1	1	1
1	1	0	1	1
1	1	1	1	1

Α	В	С	AB	(AB)C
0	0	0	0	0
0	0	1	0	0
0	1	0	0	0
0	1	1	0	0
1	0	0	0	0
1	0	1	0	0
1	1	0	1	0
1	1	1	1	1

Α	В	С	B.C	A(B.C)
0	0	0	0	0
0	0	1	0	0
0	1	0	0	0
0	1	1	1	0
1	0	0	0	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

Thislawcanbe extended to any number of variables. For example

A(BCD) = (ABC)D = (AB) (CD)

6. DistributiveLaws:-

 $\label{eq:linear} The distributive laws allow factoring or multiplying out of expressions. There are two distributive laws. \\ Law1: A(B+C) = AB + AC$

=

Proof

Α	В	С	B+C	A(B+C)	
0	0	0	0	0	
0	0	1	1	0	
0	1	0	1	0	
0	1	1	1	0	
1	0	0	0	0	
1	0	1	1	1	
1	1	0	1	1	
1	1	1	1	1	

=

Α	В	С	AB	AC	A+(B+C)
0	0	0	0	0	0
0	0	1	0	0	0
0	1	0	0	0	0
0	1	1	0	0	0
1	0	0	0	0	0
1	0	1	0	1	1
1	1	0	1	0	1
1	1	1	1	1	1

Law2: A +BC=(A+B)(A+C) Proof RHS=(A+B)(A+C) =AA + AC+ BA +BC =A+AC+AB+BC =A(1+C+B)+BC =A. 1+BC (1+C+B=1+B=1) =A+BC =LHS 7. RedundantLiteralRule(RLR):-Law 1: A + \overline{AB} = A + B Proof

$$A+A\overline{B} = (A+A)(\overline{A} + B)$$
$$= 1. (A+B)$$
$$= A+B$$

Law2:A(
$$\overline{A+B}$$
)=AB A(A +

Proof

 $\begin{array}{c} B) \stackrel{-}{=} AA + AB \\ = 0 + AB \\ = AB \end{array}$

8. IdempotenceLaws:-

Idempotencemeanssamevalue.

Law1:A.A=A

Proof

If A = 0, then A.A = 0.0 = 0 = A If A=1, thenA.A = 1.1 = 1 = AThislawstatesthatANDofavariablewithitselfisequaltothatvariableonly.

Law2: A+A = A

Proof

If A=0, then A + A = 0 + 0 = 0 = A If A=1, then A + A = 1 + 1 = 1 = A This laws tates that OR of avariable with itself is equal to that variable only.

9. AbsorptionLaws:-

Therearetwolaws:

Law1: A +A •B= A

Proof

 $A+A\cdot B=A(1+B)=A\cdot 1=A$

Α	В	AB	A+AB
0	0	0	0
0	1	0	0
1	0	0	1
1	1	1	1

Law2: A(A+ B)= A

Proof

 $A(A + B) = A \cdot A + A \cdot B = A + AB = A(1 + B) = A \cdot 1 = A$

Α	В	A+B	A(A+B)
0	0	0	0
0	1	1	0
1	0	1	1
1	1	1	1

```
10. ConsensusTheorem(IncludedFactorTheorem):-
Theorem 1:
     AB+AC+BC=AB +AC
Proof
             LHS=AB+AC+BC
                =AB+AC+BC(A+A)
                =AB +AC+BCA +BCA
                =AB(1+ <u>C</u>)+AC(1+B)
                =AB(1)+AC(1)
                =AB + AC
                =RHS
Theorem2:
     (A+B)(A+C)(B+C) = (A+B)(A+C)^{-1}
Proof
     LHS=(A+B)(A+\tilde{C})(B+C)
          =(AA+AC+BA+BC)(B+C)
          =(AC+BC+AB)(B+C)
          =ABC+BC+AB+AC+BC+ABC
          =AC+BC+AB
    RHS = (A+B)(A+C)
        =AA+AC+BC+AB
       =AC+BC+AB
       =LHS
11. TranspositionTheorem:-
Theorem:
     AB+AC=(A+C)(A+B)
Proof
     RHS=(A+C) (A+B)
          =AA +CA +AB +CB
          =0 +AC+AB+BC
          =AC+AB+BC(A+A)
          =AB+ <u>A</u>BC+ AC+ABC
```

12. DeMorgan'sTheorem:-

=AB + AC =LHS

DeMorgan's theorem represents two laws in Boolean algebra.

Law1: $A + B = A \cdot B$

Proof

Α	В	A+B	A+B
0	0	0	1
0	1	1	0
1	0	1	0
1	1	1	0

	Α	В	Ā	В	AB
	0	0	1	1	1
=	0	1	1	0	0
	1	0	0	1	0
	1	1	0	0	0

Thislawstatesthat thecomplementof a sumof variablesisequalto theproductof theirindividual complem<u>ent</u>s.___ Law2: A·B=A +B Proof

$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Α	В	A.B	A.B		Α	В	Ā	В	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	0	0	0	1		0	0	1	1	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	0	1	0	1	=	0	1	1	0	
	1	0	0	1	-	1		0	1	ł
	1	1	1	0		-	U	0	I	_

This lawstates that thecomplementof aproductof variables is equal to the sum of their individual complements.

DUALITY:-

The implication of the duality concept is that once a theorem or statement is proved, the dual also thus stand proved. This is called the principle of duality.

Dual

 $[f(A,B,C,....,0,1,+,\cdot)]_{d}=f(A,B,C,...,1,0,\cdot,+)$ Relationsbetweencompl<u>ementanddual</u> $f_{c}(A,B,C,....)=f(A,B,C,....)=f_{d}(A,B,C,...)$ $f_{d}(A,B,C,....)=f(A,B,C,....)=f_{c}(A,B,C,....)$

 $The first relation states that the complement of a function f(A,B,C,...) can be obtained by complementing all the variables in the dual function f_d(A,B,C,....).$

 $T \underline{hese condre} lation states that the dual can be obtained by complementing all the literals in f(A, B, C, ...).$

DUALS:-

Givenexpression

1.		ī=0
2.	0.1=0	1+0=1
3.	0.0=0	1+1=1
4.	1.1=1	0+0=0
5.	A·0=0	A+1=1
6.	A·1=A	A+0=A
7.	A·A=A	A+A=A
8.	A·A=0	A+A=1
9.	A·B=B·A	A+B=B+A
10.	$A \cdot (B \cdot C) = (A \cdot B) \cdot C$	A+ (B+C)=(A+B)+ C
11.	$A \cdot (B+C) = AB + AC$	A+BC=(A+B)(A+C)
12.	A(A+B)=A	A+AB=A
13.	$\underline{A} \cdot (\underline{A} \cdot B) = \underline{A} \cdot B$	<u>A+A</u> + <u>B=</u> A+B
14.	AB=A+B	A+B=A B
15.	$(A+\underline{B})(A+C)(B+\underline{C})=(A+B)(A+C)$	AB+AC+ BC=AB+AC
16.	A+BC=(A+B)(A+C)	A(B+C)=AB+AC
17.	$(A+C)(\overline{A}+B)=AB+\overline{AC}$	AC+AB=(A+B)(A+C)
18.	(A+B)(C+D)=AC+AD+BC+BD	(AB+CD)=(A+C)(A+D)(B+C)(B+D)
19.	<u>A+B=AB+</u> AB+AB	$A\underline{B=(A+B)(A+B)}(A+B)$
20.	AB+A+AB=0	A+B· A·(A+B)=1

SUM-OF-PRODUCTSFORM:-

- ¹ This is also calleddisjunctive CanonicalForm(DCF)orExpandedSumof Products FormorCanonical Sum of Products Form.
- In thisform, the function is the sum of an umber of products terms where each product term contains all variables of the function either in complemented or uncomplemented form.
- I This can also be derived from the truth table by finding the sum of all the terms that corresponds to those combinations for which f'assumes the value 1.

Forexample

f(A, B,C)=AB+BC=<u>A</u>B (C+C)+BC(A +A) =A BC+ABC+ABC+ABC

- ¹ Theproducttermwhichcontainsallthe variables of the functions either incomplemented or uncomplemented form is called a minterm.
- I Themintermisdenotedasmo,m1,m2....
- An 'n'variable function canhave 2nminterms.
- Anotherwayof representing the function in canonical SOP form is the showing the sum of minterms for which the function equals to 1.

For example

 $f(A, B,C)=m_1+m_2+m_3+m_5$

or

```
f(A,B,C) =∑m (1,2,3,5)
```

where \sum m represents the sum of all the minterms whose decimal codes are given the parenthesis.

PRODUCT-OF-SUMSFORM:-

- ¹ Thisform isalso called as Conjunctive CanonicalForm (CCF) or Expanded Product- of Sums Form or CanonicalProductOfSumsForm.
- 1 Thisisbyconsidering the combinations for which f=0 Each
- term is a sum of all the variables.
- I The function $f(A, B, C) = (A + \underline{B} + C \cdot C) + (\underline{A} + \underline{B} + C \cdot C)$

=(A+B+C)(A+B+C)(A+B+C)(A+B+C)

- ¹ The sum term which contains each of the 'n' variables in eithercomplemented or uncomplemented form iscalledamaxterm.
- I Maxterm is represented s M_0 , M_1 , M_2 ,

Thus CCFof'f'maybewrittenas

 $f(A,B,C)=M_0\cdot M_4\cdot M_6\cdot M_7$

or

Whererepresentedtheproductofallmaxterms.

CONVERSIONBETWEENCANONICALFORM:-

The complement of a function expressed as the sum of minterms equals the sum of minterms missing from the original function.

Example:-

 $f(A,B,C) = \sum m(0,2,4,6,7)$ Thishasa complementthatcanbeexpressedas

 $f(A,B,C)=\sum m(1,3,5)=m_1+m_3+m_5$ If we complement f by De-Morgan's theorem we obtain 'f' in a form.

 $f=(m_1+m_3+m_5)= m_1. m_3.m_5$

Example:-ExpandA(A+B)(A+B + C)to maxtermsandminterms. Solution:-

The maxterms M_6 and M_7 are missing in the POS form.

So, the SOP form will contain the minterms 6 and 7

KARNAUGHMAPORK-MAP:-


- ^I The K- mapis achart or agraph, composed of an arrangement of adjacent cells, each representing a particular combination of variables in sum or product form.
- ¹ The K- map is systematic method of simplifying the Boolean expression.

TWOVARIABLEK-MAP:-

Atwovariableexpression canhave2²=4possible combinationsoftheinputvariablesAand B.

MappingofSOPExpression:-

- The2 variableK-maphas2²=4squares.Thesesquaresarecalledcells.
- A '1' is placed in any square indicates that corresponding minterm is included in the output expression, and a 0 or no entry in any square indicates that the corresponding minterm does not appear in the expression for output.




Example:-

Mapexpressionf=AB+AB

Solution:-


Theexpressionmintermsis F

 $= m_1 + m_2 = m(1, 2)$



MinimizationofSOPExpression:-

To minimizea Booleanexpression given in the SOP form by using K- map, the adjacent squares having 1s, that is minterms adjacent to each other are combined to form larger squares to eliminate some variables. The possible minterm grouping in a two variable K-map are shown below



- Twominterms, which are adjacent to each other, can be combined to form a bigger square called 2– squareorapair. This eliminates one variable that is not common to both the minterms.
- Two 2-squares adjacent to each other can be combined to form a 4- square. A 4- square eliminates 2 variables. A 4-square is called a quad.
- ¹ Consider only those variables which remain constant throughout the square, and ignore the variables which are varying. The non-complemented variable is the variable remaining constant as 1. The complemented variable is the variable remaining constant as a 0 and the variables are written as a product term.

Example:-

Reduce the expression f=AB+AB+AB using mapping.

Solution:-

Expressedintermsof minterms, the given expression is f =

$$m_{0}+m_{1}+m_{3}=\sum m(0, 1, 3)$$


$$A = \frac{A}{0} = \frac{1}{1} = \frac{1}{1}$$

$$f = \overline{A} + B$$

 $F = \overline{A} + B$

MappingofPOSExpression:-

Each sum term in the standard POS expression is called a Maxterm. A function in two variables (A,B) has 4 possible maxterms, A + B, A + B, \overline{A} + B and \overline{A} + \overline{B} . They are represented as M₀, M₁, M₂and M₃respectively.




ThemaxtermofatwovariableK-map

Example:-

Plottheexpressionf=(A+B)(A+B)(A+B)

Solution:-


Expressioninterms of maxterms is $f=\Pi M(0,2,3)$



MinimizationofPOSExpressions:-

In POS form the adjacent 0s are combined into large square as possible. If the squares having complemented variablethen the value remain constant as a 1 and the non-complemented variable if its value remains constant as a 0 along the entire square and then their sum term is written.


Thepossible maxtermsgroupinginatwo variableK-mapare shownbelow



Example:-


Reduce the expression f = (A+B)(A+B)(A+B) using mapping Solution:-

The given expression interms of maxterms is $f=\Pi M(0,1,3)$



THREEVARIABLEK-MAP:-

Afunctioninthreevariables(A,B,C)canbeexpressedinSOPandPOSformhavingeightpossible combination.A three variableK-maphave8 squaresorcellsandeachsquare onthemaprepresentsa minterm or maxterm is shown in the figure below.




Example:-

Maptheexpressionf= ABC+ABC+ABC+ABC

Solution:-

SointheSOP form the expression is $f=\sum m(1,5,2,6,7)$




Example:-

Mapthe expressionf= (A+ B+ C)(A+ B+C)(A+ B+ C)(A+ B+ C)(A+ B+ C)

Solution:-

Sointhe POS form the expression is $f=\Pi M(0,5,7,3,6)$




MinimizationofSOPandPOSExpressions:-

ForreducingtheBooleanexpressionsinSOP(POS)formthefollowingstepsaregivenbelow

- I DrawtheK-mapandplace1s(0s)corresponding totheminterms(maxterms)ofthe SOP(POS)expression.
- In themap1s(0s) which are not adjacent to any other 1(0) are the isolated minterms (maxterms). They are to be read as they are because they cannot be combined even into a2-square.
- Forthose1s(0s)whichareadjacenttoonlyoneother1(0)makethempairs (2squares).
- For quads (4- squares)and octet (8squares)of adjacent1s (0s) evenif theycontain some1s (0s) which have already been combined. They must geometrically form a square or a rectangle.
- Forany1s(0s)that have notbeen combined yet then combine them into biggers quares if possible. Form the
- I minimal expression by summing (multiplying) the product (sum) terms of all the groups.

SomeofthepossiblecombinationsofmintermsinSOPform



These possiblecombinationsarealsoforPOSbut1sarereplacedby0s.

FOURVARIABLEK-MAP:-

A four variable (A, B, C, D) expression can have $2^4 = 16$ possible combinations of input variables. A four variable K-map has $2^4 = 16$ squares or cells and each square on the map represents either a minterm or a maxterm as shown in thefigure below. Thebinarynumber designations of the rows and columnsare in the gray code. The binary numbers along the top of the map indicate the conditions of C and D along any column and binary numbers along left side indicate the conditions of A and B along any row. The numbers in the top right corners of the squares indicate the minterm or maxterm designations.

SOPFORM

AB	D 00	01	11	10			
00		1 ABCD (m ₁)	3 ABCD (m ₃)	2 ABCD (m ₂)			
01	ABCD (m₄)		7 ABCD (m ₇)	ABCD (m ₆)			
11	ABCD (m ₁₂)	ABCD (m ₁₃)	15 ABCD (m ₁₅)	ABCD (m ₁₄)			
10		9 ABCD (m ₉)	ABCD (m ₁₁)	ABCD (m ₁₀)			
-	SOP form						

POSFORM

	D 00	01	11	10
00	A + B + C + D (M ₀)	$A + B + C + \overline{D}$ (M ₁)	$A + B + \overline{C} + \overline{D}$ (M ₃)	$A + B + \overline{C} + D$ (M_2)
01	$ \begin{array}{c} A + \overline{B} + C + D \\ (M_4) \end{array} $	$\begin{array}{c} A+\overline{B}+C+\overline{D}\\ (M_5) \end{array}^5$	$A + \overline{B} + \overline{C} + \overline{D}$ (M ₇)	$\begin{array}{c} A+\overline{B}+\overline{C}+D\\ (M_6) \end{array}^6$
11	$\overline{A} + \overline{B} + C + D$ (M_{12}) ¹²	$\overline{A} + \overline{B} + C + \overline{D}$ (M_{13}) ¹³	$\overline{A} + \overline{B} + \overline{C} + \overline{D}$ (M_{15})	$\overline{A} + \overline{B} + \overline{C} + D$ (M_{14})
10	A + B + C + D (M ₈)	$\overline{A} + B + C + \overline{D}$ (M ₉)	$\overline{A} + B + \overline{C} + \overline{D}$ (M_{11})	$\overline{A} + B + \overline{C} + D$ (M_{10})

MinimizationofSOPandPOSExpressions:-

 $\label{eq:powerserv} For reducing the Boolean expressions in SOP (POS) form the following steps are given below$

- I Draw the K-mapandplace1s(0s) corresponding to theminterms (maxterms) of the SOP (POS) expression.
- In themap1s(0s) which are not adjacent to any other 1(0) are the isolated minterms (maxterms). They are to be read as they are because they cannot be combined even into a2-square.
- For those 1s (0s) which are adjacent to only one other 1(0) make them pairs (2squares).
- For quads (4- squares)and octet (8 squares)of adjacent 1s (0s) even if they contain some 1s (0s) which have already been combined. They must geometrically form a square or a rectangle.
- I Forany1s(0s)that have notbeen combined yetthen combine them into biggers quares if possible. Form the
- I minimal expression by summing (multiplying) the product (sum) terms of all the groups.


Example:-

Reduce using mapping the expression f= $\sum m(0, 1, 2, 3, 5, 7, 8, 9, 10, 12, 13)$

Solution:-

The given expression in POS form is $f=\Pi M(4, 6, 11, 14, 15)$ and in SOP form $f=\sum m(0, 1, 2, 3, 5, 7, 8, 9, 7, 7, 8, 9, 7, 8, 7, 8, 9, 7, 8, 9, 7, 8, 9, 7, 8, 9, 7, 8, 9, 7, 8, 9, 7, 8, 9, 7, 8, 9, 7$

10, 12, 13)



TheminimalSOPexpressionisfmin=BD+AC+AD

The minimal POS expression is $f_{min} = (A+B+D) (A+C+D) (\overline{A}+B+C)$

DON'TCARECOMBINATIONS:-

The combinationsforwhichthe valuesof theexpression arenot specified are called don'tcare combinations or optional combinations and such expression stand incompletely specified. The output is a don't care for these invalid combinations. The don't care terms are denoted by d or X. During the process of designing using SOP maps, each don't care is treated as 1 to reduce the map otherwise it is treated as 0 and left alone. During the process of designingusing POS maps, each don't care is treated as0 to reduce the map otherwise it is treated as 1 and left alone.

A standard SOP expression with don't cares can be converted into standard POS form by keeping the don't cares as they are, and the missing minterms of the SOP form are written as the maxterms of the POS form. Similarly, to convert a standard POS expression with don't cares can be converted into standard SOP form by keeping the don't cares as they are, and the missing maxterms of the POS form are written as the minterms of the SOP form.


Example:-

Reduce the expression $f=\sum m(1, 5, 6, 12, 13, 14)+d(2, 4)$ using K-map.

Solution:-

The given expression in SOP form is $f=\sum m (1,5,6,12,13,14)+d(2,4)$

The givenexpression in POS form is f= ΠM(0,3,7, 8,9, 10,11,15) + d(2, 4)



The minimal of POS expression is $f_{min} = (B+D)(A+B)(C+D)$ -


<u>SEQUENTIALLOGICCIRCUIT</u>

SEQUENTIALCIRCUIT:-

It is a circuit whose output depends upon the present input, previous output and the sequence inwhich the inputs are applied.

HOW THESEQUENTIALCIRCUITISDIFFERENTFROMCOMBINATIONALCIRCUIT?:-

- In combinational circuit output depends upon present input at any instant of time and do notusememory. Hence previous input does not have any effect on the circuit. But sequential circuit hasmemory and depends upon present input and previous output.
- I Sequential circuits are slower than combinational circuits and these sequential circuits are harder to design.



[BlockdiagramofSequentialLogicCircuit]

¹ Thedata storedby thememoryelementat anygiven instantof time iscalled the present state of sequential circuit.

TYPES:-

Sequentiallogiccircuits(SLC)areclassifiedas

- (i) SynchronousSLC
- (ii) AsynchronousSLC
- ¹ TheSLCthatare controlled byclockarecalled synchronousSLCand those whicharenot controlled by a clock are asynchronous SLC.
- ^I Clock:- A recurring pulse is called a clock.

FLIP-FLOPANDLATCH:-

- Aflip-floporlatchisacircuit thathastwostablestatesandcanbeused tostoreinformation.
- Aflip-flop is a binary storage device capable of storing one bit of information. In a stable state, the output of a flip-flop is either 0 or 1.
- Latchisanon-clockedflip-flopanditisthebuilding blockfortheflip-flop.
- A storage element in digital circuit can maintain abinary state indefinitely until directed by an input signal to switch state.
- Storageelement that operate with signal level are called latches and those operate with clock transition are called as flip-flops.

- ¹ The circuit canbemade to change stateby signals applied to one or more control inputs and will have one or two outputs.
- Aflip-flopiscalled so because its output eitherflips or flops meaning to switch back and forth.
- Aflip-flop is also called a bi-stable multi-vibratorasit has two stable states. The input signals which command the flip-flop to change state are called excitations.
- I Flip-flopsarestorage devicesandcan store1or0.
- Flip-flopsusing the clocksignalare called clocked flip-flops. Control signals are effective only if they are applied in synchronization with the clock signal.
- Clock-signalsmaybepositive-edgetriggeredornegative-edgetriggered.
- Positive-edgetriggeredflip-flopsarethose in which statetransitions takeplaceonly atpositive-going edge of the clock pulse.




Negative-edge triggeredflip-flopsarethose in which state transition takeplaceonly atnegative-going edge of the clock pulse.



- I Some common type of flip-flops include
 - a) SR(set-reset)F-F
 - b) D(dataor delay)F-F
 - c) T(toggle) F-Fand
 - d) JKF-F

SRlatch:-

- 1 TheSRlatch is a circuit with two cross-coupled NOR gates or two cross-coupled NAND gates.
- I It has twooutputs labeledQandQ'.TwoinputsaretherelabeledSforsetandRfoereset.
- Thelatchhastwousefulstates.WhenQ=0andQ'=1theconditioniscalledresetstateandwhenQ=1 andQ'=0theconditioniscalledsetstate.
- NormallyQand Q'are complementofeachother.
- The figure represents a SR latch with two cross-coupled NOR gates. The circuit has NOR gates and as we know ifany one of the input for a NOR gate is HIGH then its output will be LOW and if both the inputs are LOW then only the output will be HIGH.




- Under normal conditions, both inputs of the latch remain at 0 unless the state has to be changed. The application of a momentary 1 to the S input causes the latch to go to the set state. The S input must go back to 0 before any other changes take place, in order to avoid the occurrence of an undefined next state that results from the forbidden input condition.
- ^I The first condition (S= 1, R = 0) is the action that must be taken by input Stobring thecircuit to theset state. Removing the active input from S leaves thecircuit in the same state. After bothinputs returnto0, it is then possible to shift to the reset state by momentary applying a 1 to the R input. The 1 can then be removed from R, whereupon the circuit remains in the reset state. When both inputs S and R are equal to 0, the latch can be in either the set or the reset state, depending on which input was most recently a 1.

If a 1 is applied to both the S and R inputs of the latch, both outputs go to 0. This action produces an undefined next state, because the state that results from the input transitions depends on the order in which they return to 0. It also violates the requirement that outputs be the complement of each other. In normal operation, this condition is avoided by making sure that 1's are not applied to both inputs simultaneously.

Inj	put	Output			Comment	
S	R	Q	Q'	Q _{Next}	Q' _{Next}	_
0	0	0	1	0	1	Nochange
0	0	1	0	1	0	
0	1	0	1	0	1	Reset
0	1	1	0	0	1	
1	0	0	1	1	0	Set
1	0	1	0	1	0	
1	1	0	1	Х	Х	Prohibited
1	1	1	0	Х	Х	state

¹ Truth table for SR latch designed with NOR gatesis shownbelow.




SymbolforSRNORLatch

RacingCondition:-

In caseof aSRIatch whenS=R=1inputis givenboth the output will try to become 0. This is called Racing condition.


SRlatchusingNANDgate:-

- I The below figure represents a SR latch with two cross-coupled NAND gates. The circuit hasNAND gates and as weknow ifany one oftheinput for aNAND gate LOWthen the output will beHIGH and if both the inputs are HIGH then only the output will be LOW.
- It operates with both inputs normally at 1, unless the state of the latch has to be changed. The application of 0 to the S input causes output Q to go to 1, putting the latch in the set state. When the S input goes back to 1, the circuit remains in the set state. After bothinputs go back to 1, we are allowed to change the state of the latch by placing a 0 in the R input. This action causes the circuit to go to the reset state and stay there even after both inputs return to 1.



¹ The condition that is forbidden for the NAND latch is both inputs being equal to 0 at the same time, an input combination that should be avoided.

Incomparing the NANDwiththe NOR latch, note that theinputsignals for theNAND require the complement of those values used for the NOR latch. Because the NAND latch requires a 0 signal to change its state, it is sometimes referredtoasanS'R' latch. The primes(or,sometimes,barsover theletters) designate the fact that the inputs must be in their complement form to activate the circuit.




Theaboverepresents the symbol for inverted SR latchorSR latchusing NANDgate. Truth table for SR latch using NAND gate or Inverted SR latch

S	R	Q _{next}	Q' _{next}
0	0	Race	Race
0	1	0	1(Reset)
1	0	1	0(Set)
1	1	Q(Nochange)	Q' (Nochange)


<u>D LATCH:-</u>

Onewaytoeliminate the undesirable condition of the indeterminate state in the SRI atch is to ensure that inputs S and R are never equal to 1 at the same time.



(a) Logic diagram

- 1 This is done in the D latch. This latch has only two inputs: D (data) and En(enable).
- 1 The Dinputgoesdirectlytothe Sinput, and ts complement is applied to the Rinput.



(SymbolforD-Latch)


- As long as the enable input is at 0, the cross-coupled SR latch has both inputs at the 1 level and the circuitcan'tchangestateregardlessofthevalue of D. The
- l below represents the truth table for the D-latch.

En	D	Next StateofQ
0	Х	Nochange
1	0	Q=0;ResetState
1	1	Q=1;Set State

The D input is sampled when En = 1. IfD= 1, the Q output goes to 1, placing the circuit in the setstate. IfD = 0, output Q goes to 0, placing the circuit in the reset state. This situation provides a pathfrom input D to the output, and for this reason, the circuit is often called a TRANSPARENT latch.

TRIGGERINGMETHODS:-


- The state of a latch or flip-flop is switched by a change in the control input. This momentary change is called a trigger, and the transition it causes is said to trigger theflip-flop.
- ^I Flip-flopcircuits areconstructedinsuch away as tomake them operateproperly when they are partof a sequential circuit that employs a common clock.
- ¹ The problem with the latch is that it responds to a change in the level of a clock pulse. For proper operation of a flip-flop it should be triggered only during a signaltransition.
- ¹ This can be accomplished by eliminating the feedback path that is inherent in the operation of the sequential circuit using latches. A clock pulse goes through two transitions: from 0 to 1 and the return from 1 to 0.
- A ways that a latch can be modified to form a flip-flop is to produce a flip-flop that triggers only during a signaltransition (from 0 to 1 orfrom 1 to 0)of the synchronizing signal (clock) and is disabled during the rest of the clock pulse.



JKFLIP-FLOP:-


- ¹ The JK flip-flop can be constructed by using basicSR latch and a clock. In this case the outputs Q and Q'are returned backand connected to the inputs of NAND gates.
- ¹ This simple JKflip Flop is the most widely used of all the flip-flop designs and is considered to be a universal flipflop circuit.
- ¹ The sequential operation of the JK flip flop is exactly the same as for the previous SR flip-flop with the same "Set"and "Reset" inputs.
- ¹ The difference this time is that the "JK flipflop" has no invalid orforbidden input states of the SR Latch even whenSandRarebothatlogic"1".

(ThebelowdiagramshowsthecircuitdiagramofaJKflip-flop)



- ¹ The JK flip flop is basically a gated SR Flip-flop with the addition of a clock input circuitry that prevents the illegal or invalid outputcondition that can occur when both inputs S and R are equal tologiclevel "1".
- Due to this additional clocked input, a JK flip-flop has four possible input combinations, "logic 1", "logic 0", "no change" and "toggle".

I The symbol for JK flip flop is similar to that of an SR bistable latch except the clockinput.



(TheabovediagramshowsthesymbolofaJKflip-flop.)

- Boththe S and the R inputs of the SR bi-stable have now been replaced by two inputs called the Jand K inputs, respectively after its inventor Jack and Kilby. Then this equates to: J = S and K = R.
- ¹ Thetwo 2-input NAND gates ofthegatedSR bi-stable havenow beenreplaced by two3-inputNAND gates with the third input of each gate connected to the outputs at Q and Q'.
- ¹ ThiscrosscouplingoftheSR flip-flop allows the previously invalid condition of S="1" and R="1" state to be used to produce a "toggle action" as the two inputs a renowinter locked.
- If the circuit is now "SET" the J input is inhibited by the "0" status of Q' through the lower NAND gate. If the circuit is "RESET" the K input is inhibited by the "0" status of Q through the upper NAND gate. As Q and Q' are always different we can use them to control the input.


In	out	Out	put	Comment
J	K	Q	Q _{next}	
0	0	0	0	Nochange
0	0	1	1	_
0	1	0	0	Reset
0	1	1	0	
1	0	0	1	Set
1	0	1	1	
1	1	0	1	Toggle
1	1	1	0	

(Truth tableforJKflip-flop)

1 WhenbothinputsJandKareequal tologic"1",theJKflipfloptoggles.

TFLIP-FLOP:-

- IToggleflip-floporcommonlyknownasTflip-flop.
- Thisflip-flophasthesimilaroperationasthat of the JKflip-flop with both the inputs Jand Kareshorted i.e. both are given the common input.



I Hence itstruth table is same as that of JKflip-flopwhenJ=K= 0andJ=K=1. So its truthtable is as follows.

Т	Q	Q _{next}	Comment
0	0	0	Nochange
	1	1	-
1	0	1	Toggles
	1	0	

CHARACTERISTICTABLE:-

- A characteristic table defines the logical properties of a flip-flop by describing its operation in tabular form. Thenext state is defined as a function of the inputs and the present state. Q (t)
- ^I refers to the present state and Q (t + 1) is thenext.
- ¹ Thus,Q (t)denotes the state of theflip-flop immediately before the clock edge, and Q(t +1)denotes the state
- 1 that results from the clock transition.
- The characteristic table for the JK flip-flop shows that the next state is equal to the present state when inputs J and K are both equal to 0. This condition can be expressed as Q (t + 1) = Q (t), indicating that the clock produces no change of state.

J	К	Q(t+1)
0	0	Q(t) Nochange
0	1	0 Reset
1	0	1 Set
1	1	Q'(t)Complement

CharacteristicTableOfJKFlip-Flop

- U When K = 1 and J = 0, the clock resets the flip-flop and Q(t + 1) = 0. With J = 1 and K = 0, the flip-flop sets and Q(t + 1) = 1. When both J and K are equal to 1, the next state changes to the complement of the present state, a transition that can be expressed as Q(t + 1) = Q'(t).
- ¹ The characteristic equation for JK flip-flop is represented as

Q(t+1)=JQ'+K'Q

CharacteristicTableofDFlip-Flop

D	Q(t+1)
0	0
1	1

- I Thenext stateof aDflip-flopisdependentonlyontheDinput and is independent of the present state.
- □ This canbeexpressed as Q (t+ 1) = D. It means that the next-state value is equal to the value of D. Note that the D flip-flop does not have a "no-change" condition and its characteristic equation is written as Q(t+1)=D.

CharacteristicTableofTFlip-Flop


Т	Q(t+1)
0	Q(t) Nochange
1	Q'(t) Complement

The characteristic table of T flip-flop has only two conditions: When T = 0, the clock edge does not change the state; when T = 1, the clock edge complements the state of the flip-flop and thecharacteristic equation is

$$Q(t+1) = T \oplus Q = T'Q + TQ'$$

MASTER-SLAVEJKFLIP-FLOP:-

- ¹ The Master-SlaveFlip-Flopis basicallytwogatedSRflip-flops connected togetherinaseries configuration with the slave having an inverted clock pulse.
- ¹ Theoutputsfrom QandQ'from the "Slave" flip-flop are fedback to the inputs of the "Master" with the outputs of the "Master" flip flop being connected to the two inputs of the "Slave" flipflop.
- ¹ Thisfeedback configuration from the slave's output to the master's input gives the characteristic toggle of the JK flip flop as shown below.



TheMaster-SlaveJKFlipFlop

- ¹ The input signals Jand Kareconnectedtothegated "master" SRflipflopwhich "locks" theinput condition while the clock (Clk) input is "HIGH" at logic level "1".
- As the clock input of the "slave" flipflop is the inverse (complement) of the "master" clock input, the "slave" SR flip flop does not toggle.
- ¹ Theoutputsfrom the "master"flipflopareonly "seen"by thegated "slave"flipflop when the clock input goes "LOW" to logic level "0".
- ¹ When the clock is "LOW", the outputs from the "master"flip flop are latched and any additional changestoitsinputsareignored.
- The gated "slave" flip flop now responds to the state of its inputs passed over by the "master" section.
- Thenonthe "Low-to-High" transition of the clockpulse the inputs of the "master" flipflop are fed through to the gated inputs of the "slave" flip flop and on the "High-to-Low" transition the same inputs are reflected on the output of the "slave" making this type of flip flop edge or pulse-triggered.
- ¹ Then, the circuit accepts input data when the clock signal is "HIGH", and passes the data to theoutput on the falling-edge of the clock signal.
- In other words, the Master-Slave JK Flip flop is a "Synchronous" device as it only passes data with the timing of the clock signal.

FLIP-FLOPCONVERSIONS:-

SRFlip Flopto JKFlip Flop

For thisJ andK will begiven as external inputs toS andR. Asshownin thelogic diagrambelow,Sand R will be the outputs of the combinational circuit.


The truth tables for the flip flopconversion are given below. The present state is represented by Qp and Qp+1 is the next state to be obtained when the J and K inputs are applied.


For two inputs J and K, there will be eight possible combinations. For each combination of J, K and Qp, the corresponding Qp+1 states are found. Qp+1 simply suggests the future values to be obtained by the JK flip flop after the value of Qp. The table is then completed by writing the values of S and R required to get each Qp+1 from the corresponding Qp. That is, the values of S and R that are required to change the state of the flip flop from Qp to Qp+1 are written.

J-K	Inputs	Out	Outputs		S-R Inputs	
3	к	Qp	Qp+1	S	R	
0	0	0	0	0	x	
0	0	1	1	×	0	
0	1	0	0	0	x	
0	1	1	0	0	1	
1	0	0	1	1	0	
1	0	1	1	x	0	
1	1	0	1	1	0	
1	1	1	0	0	1	

Conversion Table


S-R Flip Flop to J-K Flip Flop





JK FlipFloptoSRFlipFlop


- ¹ This will be the reverse process of the above explained conversion. S and R will be the external inputs oJ and K. J and K will be the outputs of the combinational circuit. Thus, the values of J and K have to be obtained in terms of S, R and Qp.
- AconversiontableistobewrittenusingS,R,Qp,Qp+1, JandK.
- For two inputs, S and R, eight combinations are made. For each combination, the corresponding Qp+1 outputs are found out.
- Theoutputs forthecombinations ofS=1andR=1arenotpermittedfor anSR flipflop.Thustheoutputs are considered invalidand the JandK values are taken as "don't cares".



SRFlip Flop toDFlip Flop

- S andRaretheactualinputsoftheflipflopandDis theexternalinputoftheflipflop.
- Thefour combinations, thelogic diagram, conversion table, and the K-mapfor Sand R in terms of D and Qp are shown below.


S-R Flip Flop to D Flip Flop



DFlip Flopto SRFlip Flop


- Dis the actualinput of theflipflopandS and Rare theexternalinputs. Eightpossible combinationsare achieved from the external inputs S, R and Qp.
- But, since the combination of S=1 and R=1 are invalid, the values of Qp+1 and Dare considered as "don'tcares".
- ¹ The logicdiagram showing the conversion from Dto SR, and the K-map for Din terms of S, Rand Qp are shown below.

D Flip Flop to S-R Flip Flop



JK FlipFlopto TFlipFlop:-

- J andK are theactualinputs of the flip flop and T is taken as the external input for conversion
- Fourcombinationsareproduced with TandQp. JandKareexpressed interms of TandQp.
 - □ Theconversiontable,K-maps,andthelogicdiagramaregivenbelow.




J-K Flip Flop to T Flip Flop

DFlipFloptoJKFlipFlop:-

- In thisconversion, Distheactualinputto theflipflopandJandKare theexternalinputs.
- J, Kand Qp makeeightpossiblecombinations, as shown in the conversion table below. Dis expressed in terms of J, K and Qp.
- ^I The conversion table, theK-mapfor D intermsof J, Kand Qpand thelogic diagram showing the conversion from D to JK are given in the figure below.

D Flip Flop to J-K Flip Flop



JK FlipFlopto DFlipFlop:-

1 1


1

0

0


- D is the external inputand Jand Karetheactual inputsof theflipflop. Dand Qp makefour combinations. J and K are expressed in terms of D and Qp.
- 1 Thefourcombinationconversiontable,theK-mapsforJandKintermsofDandQp.

J-K Flip Flop to D Flip Flop



COMBINATIONALLOGIC CIRCUIT

- A combinational circuit consists of logicgates whose outputs at anytime are determined from only the present combination of inputs.
- I A combinational circuit performs an operation that can be specified logically by a set of Boolean functions.
- It consists of an interconnection of logic gates. Combinational logic gates react to the values of the signals at their inputs and produce the value of the output signal, transforming binary information from the given input data to a required output data.
- 1 Ablockdiagramofacombinationalcircuitisshowninthebelowfigure.
- The n input binary variables come from an external source; the m output variables are produced by the internal combinational logic circuit and go to an external destination.
- Eachinput and output variable existsphysically as an analog signal whose valuesare interpreted tobe a binary signal that represents logic 1 and logic 0.



BINARYADDER-SUBTRACTOR:-

- Digital computersperformavariety of information-processingtasks. Among the function sencountered are the various arithmetic operations.
- The mostbasicarithmeticoperation is the addition of two binary digits. This simple addition consists of four possible elementary operations: 0 + 0 = 0, 0 + 1 = 1, 1 + 0 = 1, and 1 + 1 = 10.
- ¹ Thefirstthreeoperations produce sum of one digit, but when both augend and addend bits are equal to 1; the binary sum consists of two digits. The higher significant bit of this result is called acarry.
- ¹ Whentheaugendandaddendnumbers contain more significant digits, the carry obtained from the addition of two bits is added to the next higher order pair of significant bits.
- Acombinational circuit that performs the addition of two bits is called a <u>half adder</u>.
- Onethatperforms theaddition threebits (two significant bits and a previous carry) is a <u>fulladder</u>. The names of the circuits stemfrom the fact that two half adders can be employed to implement a fulladder.


HALFADDER:-

- I Thiscircuitneedstwobinaryinputsand twobinaryoutputs.
- The input variables designate the augend and addend bits; the output variables produce the sumand carry.Symbols xandy are assigned to the two inputs and S (for sum) and C (for carry) to the outputs. The
- ${\mathbb I}$ truth table for the half adder is listed in the below table.
- 1 The Coutput is1only whenboth inputsare1. The Soutput represents theleast significant bitof the sum.
- ¹ The simplified Booleanfunctionsfor the two outputs can be obtained directly from the truthtable.

х	У	D	В	
0	0	0	0	
0	1	1	0	
1	0	1	0	
1	1	0	1	
Truth Table				

¹ The simplified sum-of-products expressions are

¹ The logicdiagramof thehalf adderimplemented in sumof products is shown inthebelowfigure. It can be also implemented with an exclusive-OR and an AND gate.




FULLADDER:-

- 1 Afulladderisa combinationalcircuitthatformsthe arithmeticsumofthree bits.
- It consists of three inputs and two outputs. Two of the input variables, denoted by x and y ,represent the two significant bits to be added. The third input, z , represents the carry from the previous lower significant position.

X	y	Z	C	S
0	0	0	0	0
0 0	0	1	0	1
0	1	0	0	1
0	1	1	0 1 0	0
0 0 1	1 1 0		0	1
1	0	0 1	1	0
1	0 1	0	1	0
1	1	1	1	1

Truth Table

¹ Two outputs are necessary because the arithmeticsum of three binary digits ranges in value from 0to3, and binary representation of 2 or 3 needs two bits. The two outputs are designated by the symbols S for sum and C for carry.




K-Map for full adder


- ¹ The binary variable S gives the value of the least significant bit of the sum. The binary variable Cgives the output carry formed by adding the input carry and the bits of thewords.
- ¹ The eight rows under the input variablesdesignate all possible combinations of the three variables. The output variables are determined from the arithmetic sum of the input bits. When all input bits are 0, the output is 0.
- The S output is equal to 1 when only one input is equal to 1 or when all three inputs are equal to 1. The C output has a carry of 1 if two or three inputs are equal to 1.
- 1 Thesimplified expressions are

C=xy+xz+yz

¹ The logic diagramfor the full adder implemented in sum-of-products form is shown infigure.



It canalsobeimplemented with two half adders and one OR gate as shown in the figure.




Implementation of Full Adder using Two Half Adders and an OR gate

Afulladderisa combinationalcircuitthatformsthe arithmeticsumofthreebits. <u>BINARYADDER:-</u>

- Abinaryadderisadigitalcircuitthatproducesthearithmeticsumoftwobinarynumbers.
- It canbeconstructed withfulladdersconnected incascade, with theoutput carryfromeachfull adder connected to the input carry of the next full adder in thechain.
- Addition of n-bit numbers requires a chain of nfulladders or a chain of one-half adder and n-1 full adders. In the former case, the input carry to the least significant position is fixed at 0.
- ¹ The interconnectionoffourfull-adder (FA) circuitstoprovideafour-bitbinary ripple carry adder is shown in the figure.
- ^I Theaugendbitsof Aand theaddendbitsof B aredesignatedby subscriptnumbersfrom right to left, with subscript 0 denoting the least significant bit.
- The carriesare connected ina chain through thefulladders. The input carrytotheadderisC0, and it ripples through the full adders to the output carry C4. The S outputs generate the required sum bits.
- Ann -bitadder requiresnfull adders, witheach output carry connected to the input carry of thenext higher order full adder.
- Consider thetwobinary numbers A=1011andB= 0011. Their sum S= 1110 isformed with thefour- bit adder as follows:

Subscript <i>i</i> :	3	2	1	0	
Input carry	0	1	1	0	C_i
Augend	1	0	1	1	A
Addend	0	0	1	1	B_i
Sum	1	1	1	0	Si
Output carry	0	0	1	1	C_{i+1}

- I The bits are added with full adders, starting from the least significant position (subscript 0), to form the sum bit and carry bit. The input carry C₀in the least significant position must be0.
- The value of C_{i+1}in a given significant position is the output carry of the full adder. This value is transferred into the input carry of the full adder that adds the bits one higher significant position to the left.
- ¹ The sum bits are thus generated starting from the rightmost position and are available as soon as the corresponding previous carry bit is generated. All the carries must be generatedfor the correct sum bits to appear at the outputs.



Four Bit Binary Adder

HALF SUBTRACTOR:-


- 1 Thiscircuitneedstwobinaryinputsand twobinaryoutputs.
- Symbolsx and yareassigned to the two inputs and D (for difference) and B (for borrow) to the outputs. The
- truth table for the half subtractor is listed in the below table.

x	y	D	В
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

Truth Table

- I TheBoutput is1 only when the inputsare0 and 1. The Doutput represents the least significant bit of the subtraction.
- ¹ The subtraction operation is done by using the following rulesas

^I The simplifiedBooleanfunctionsforthe two outputs canbeobtaineddirectlyfromthe truth table. The simplified sum-of-products expressions are



¹ Thelogicdiagramofthehalfadderimplementedinsumofproductsisshowninthefigure.Itcanbe also implemented with an exclusive-OR and an AND gate with one invertedinput.


FULLSUBTRACTOR:-

- Afullsubtractorisacombinationalcircuitthatformsthearithmeticsubtractionoperationofthreebits.
- It consists of three inputs and two outputs. Two of the input variables, denoted by x and y ,represent the two significant bits to be subtracted. The third input, z , is subtracted from the result 0f the first subtraction.

х	У	Z	D	B
0	0	0	0	0
0	0	1	1	0
0	1	0	1	1
0	1	1	1 0	1
1	0	0	1	0
1	0	0	1 0 0	0
0 1 1 1	1	0		0
1	1	1	1	1

Truth Table

- Twooutputs are necessary because the arithmetic subtraction of three binary digits ranges invalue from 0 to 3, and binary representation of 2 or 3 needs two bits. The two outputs are designated by the symbols D for difference and B for borrow.
- ¹ The binary variable D gives the value of the least significant bit of the difference. The binary variable B gives the output borrow formed during the subtraction process.



K-Map for full Subtractor


- ¹ The eight rows under the input variables designate all possible combinations of the three variables. The output variables are determined from the arithmetic subtraction of the input bits.
- The difference D becomes 1 when anyone of the input is 1 or all three inputs are equal to 1 and the borrow B is 1 when the input combination is (0 0 1) or (0 1 0) or (0 1 1) or (1 1 1).
- 1 Thesimplified expressions are

Π

$$D = x'y'z + x'yz' + xy'z' + xyz B$$
$$= x'z + x'y + yz$$

$$= x'z + x'y + yz$$

Thelogicdiagramforthefulladderimplemented insum-of-productsformisshowninfigure.



MAGNITUDECOMPARATOR:-

- 1 A magnitude comparatorisacombinational circuit that compares two numbers A and Banddetermines their relative magnitudes.
- Thefollowingdescriptionisabouta2-bitmagnitudecomparatorcircuit.
- Π Theoutcome of the comparison is specified by three binary variables that indicate whether A<B, A= B, or A > B.
- Considertwo numbers, A and B, with two digits each. Now writing the coefficients of the numbers in descending order of significance:

$$A=A_1A_0$$
$$B=B_1B_0$$

- ¹ Thetwonumbersareequalif allpairsof significant digits are equali.e. if andonlyif A1 =B1,and A0= B0.
- ¹ Whenthenumbersarebinary, thedigitsareeither1or 0.andtheeguality of eachpairofbits can be expressed logically with an exclusive-NOR function as x1=A₁B₁+A₁'B₁'

Andx $0 = A_0B_0 + A_0'B_0'$


- ¹ Theequality of the two numbers A and B is displayed in a combinational circuit by an output binary variable that we designate by the symbol (A = B).
- This binary variable isequal to 1 if the input numbers, A and B, are equal, and isequal to 0 otherwise. 0
- Foreguality to exist, allxivariablesmustbe equalto1, a condition that dictates an AND operation of all Π variables:


$(A=B)=x_1x_0$


- 0 Thebinaryvariable(A=B)isequalto1onlyif allpairsofdigitsofthetwonumbersareequal.
- To determine whether A is greater or less than B, we inspect the relative magnitudes of pairs of Π significant digits, starting from the most significant position. If the two digits of a pair are equal, we compare the next lower significantpair of digits. If the corresponding digit of A is 1and that of B is 0, we conclude that A> B. If the corresponding digit of A is 0 and that of B is 1, we have A< B. The sequential comparison can be expressed logically by the two Boolean functions

$$(A > B) =$$

A₁B₁'+x₁A₀B'₀(A1
B₁+x₁A₀'B₀'







- A decoderisa combinational circuit that converts binary information from niput lines to a maximum of 2ⁿ unique output lines.
- I If then -bitcoded informationhasunused combinations, the decodermayhavefewerthan2noutputs. The
- decoders presented here are called n -to- m -line decoders, where m ...2n.
- 1 Theirpurposeistogenerate the2n (orfewer)mintermsof n inputvariables.
- Each combination of inputs will assert a unique output. Then a mede coderis also used inconjunction with other code converters, such as a BCD-to-seven-segment decoder.
- Consider thethree-to-eight-linedecoder circuit of threeinputsaredecoded intoeightoutputs, each representing one of the minterms of the three input variables.
- ¹ Thethree inverters provide the complement of the inputs, and each one of the eight AND gates generates one of the minterms.
- ¹ The input variables representabinary number, and theoutputs represent the eight digits of an umber in the octal number system.
- ¹ However,athree-to-eight-linedecoder canbe usedfor decoding any three-bit codetoprovideeight outputs, one for each element of the code.
- $\label{eq:linear} \begin{tabular}{ll} I \\ Atwo-to-four-linedecoder with an enable input constructed with NAND gates is shown in Fig. \end{tabular}$
- The circuit operates with complemented outputs and a complement enable input. The decoder is enabled when E is equal to 0 (i.e., active-low enable). As indicated by the truth table, only one output can be equal to 0 at any given time; all other outputs are equal to 1.
- 1 The output whose value is equal to 0 represents the minterm selected by inputs A and B.
- The circuit isdisabledwhenE isequalto1, regardlessof the valuesof theothertwoinputs.
- When the circuitis disabled, none of the outputs are equal to 0 and none of the minterms are selected. In
- general, a decoder may operate with complemented or un-complemented outputs.
- Theenableinputmaybeactivatedwitha0orwitha1signal.
- Somedecodershave twoormoreenable inputs thatmustsatisfy agiven logiccondition in orderto enable the circuit.
- A decoder with enable input can function as a demultiplexer— a circuit that receives information from a single line and directs it to one of 2n possible output lines.
- ¹ Theselectionofaspecificoutputiscontrolledbythebitcombinationofnselectionlines.
- ¹ Thedecoder of Fig. canfunctionas aone-to-four-linedemultiplexer when E istakenasadata input line and A and B are taken as the selection inputs.
- ¹ The single inputvariableEhasapathtoallfouroutputs,butthe inputinformation isdirectedtoonly one of the output lines, as specified by the binary combination of the two selection lines A and B. This feature
- ¹ can be verified from the truth table of the circuit.
- Forexample, if the selection linesAB= 10,outputD₂willbe thesameasthe input valueE,whileall other outputs are maintained at 1.
- ¹ Sincedecoderanddemultiplexeroperationsareobtainedfrom the same circuit, a decoder with an enable input is referred to a sade coder-demultiplexer.
- $\label{eq:application} \begin{tabular}{ll} \begin{tabular}{ll} Application of this decoder is binary-to-octal conversion. \end{tabular}$

ENCODER:-

- Anencoderisa digitalcircuit that performs the inverse operation of a decoder. An 0
- encoder has 2n (or fewer) input lines and n output lines.
- Theoutputlines, as an aggregate, generate the binary code corresponding to the input value.

	Inputs						C	output	s	
Do	D	D ₂	D3	D ₄	Ds	D ₆	D7	X	Y	Z
1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	0	1	1
0	0	0	0	1	0	0	0	1	0	0
0	0	0	0	0	1	0	0	1	0	1
0	0	0	0	0	0	1	0	1	1	0
0	0	0	0	0	0	0	1	1	1	1

I TheaboveEncoderhaseightinputs(one for each of the octal digits) and threeoutputs that generate the corresponding binary number.

- Itis assumed that only one input has a value of 1 at any given time.
- Theencodercanbeimplemented with ORgates whose inputs are determined directly from the truth table. Π Outputzisequalto1whentheinputoctal digitis1,3,5,or7.
- 0 Output y is1 for octaldigits2, 3, 6, or7, and output x is1 fordigits4, 5, 6, or7.
- 0 These conditions can be expressed by the following Boolean outputfunctions: $z=D_1+D_3+D_5+D_7$

$$v = D_2 + D_3 + D_6 + D_6$$

$$D_7x = D_4 + D_5 + D_6 + D_7$$

- TheencodercanbeimplementedwiththreeORgates. 0
- The encoder defined above has the limitation that only one input can be active at any given time. 0
- If twoinputsare active simultaneously theoutputproduces an undefined combination.
- I To resolve this ambiguity, encoder circuits must establish an input priority to ensure that only one input is encoded which is done in the Priority Encoder.

PRIORITYENCODER:-

- 0 Apriorityencoderisanencodercircuitthatincludesthepriorityfunction.
- Theoperation of the priority encoder is such that if two rmore inputs are equal to 1 at the same time, the Π input having the highest priority will take precedence.

	Inp	uts	0)utput	s	
Do	D	D ₂	D ₃	x	y	V
0	0	0	0	X	X	0
1	0	0	0	0	0	1
X	1	0	0	0	1	1
X	X	1	0	1	0	1
X	X	X	1	1	1	1


In addition to the two outputs x and y, the circuit has a third output designated by V; this is availabit indicator that is set to 1 when one or


moreinputsareequalto 1.

- I Ifallinputsare0,thereisnovalidinputandVisequalto0.
- 1 The other two outputs are not inspected when V equals 0 and are specified as don't-careconditions.
- Here X's inoutput columns representdon't-care conditions, theX 'sin theinput columns are useful for representing a truth table in condensed form.

Inputs				C	utput	ts
Do	D ₁	D ₂	D ₃	x	Y	V
0	0	0	0	x	X	0
1	0	0	0	0	0	1
X	1	0	0	0	1	1
X	X	1	0	1	0	1
X	X	x	1	1	1	1

- I Higherthe subscriptnumber,thehigherthepriorityofthe input.
- Input D3hasthe highestpriority, so, regardless of the values of the other inputs, when this input is 1, the output for xy is 11 (binary 3).
- If D2=1, provided that D3 =0, regardless of the values of the other two lower priority inputs the output is 10.
- ¹ The output for D1 is generated only if higherpriority inputs are 0, and so on down the prioritylevels.






- ¹ The mapsfor simplifying outputs x and y are shown in above Fig.
- 1 The mintermsforthetwofunctionsarederivedfromits truth table.
- Althoughthetablehasonlyfiverows,wheneachXinarowisreplacedfirstby0andthenby1,we obtain all 16 possible input combinations.
- I For example, the fourth row in the table, with inputs XX10, represents the four minterms 0010,0110, 1010, and 1110. The simplified Boolean expressions for the priority encoder are obtained from themaps. The condition for output VisanOR function of all the input variables.
- ¹ Thepriorityencoderis implementedaccordingto thefollowingBoolean functions: x =

$$y=D_3+D_1D_2'$$


 $V=D_0+D_1+D_2+D_3$


 $D_2 + D_3$



MULTIPLEXER:-

- A multiplexerisa combinational circuit that selects binary information from one of many input lines and directs it to a single output line.
- 1 Theselectionofaparticularinputlineiscontrolledbyasetofselection lines.
- Normally, there are 2ⁿ input lines and n selection lines whose bit combinations determine which input is selected.
- Afour-to-one-line multiplexer is shown inthebelow figure. Each of thefour inputs, I₀through I₃, is applied to one input of an AND gate.
- I Selectionlines S₁and S₀aredecoded to selectaparticular ANDgate. The outputs of theANDgates are applied to a single OR gate that provides the one-line output.
- ¹ Thefunction table lists the input that is passed to the output for each combination of the binary selection values.
- ${\mathbb I}$ To demonstrate the operation of the circuit, consider the case when $S_1S_0{=}10.$
- I TheANDgate associated with inputl₂hastwoof its inputsequalto 1andthe third input connected to I₂.
- ¹ The other three AND gates haveat least oneinput equal to 0,whichmakes their outputs equal to0. Theoutput of the OR gate is now equal to the value of I₂, providing a path from these lected input to the output.
- A multiplexer is also called a data selector, since it selects one of many inputs and steers the binary information to the output line.







DEMULTIPLEXER:-

- ^I The data distributor, known more commonly as a Demultiplexer or "Demux" for short, is the exact opposite of the Multiplexer.
- ¹ The demultiplexer takes one single input data line and then switches it to any one of a number of individual output lines one at a time. The demultiplexer converts a serial data signal at the input to a parallel data at its output lines as shown below.
- The Boolean expression for this 1-to-4 demultiplexerabove with outputs A to D and data select linesa, b is given as:

I The function of the demultiplexer is to switch one common data input line to any one of the 4 output data lines A to D in our example above. As with the multiplexer the individual solid state switches are selected by the binary input address code on the output select pins "a" and "b" as shown.





Logic Diagram

- Unlike multiplexers which convert data from single data line to multiple linesand demultiplexers which convert multiple lines to a single data line, there are devices available which convert data to and from multiple lines and in the next tutorial about combinational logic devices.
- Standard demultiplexerlCpackages available are the TTL 74LS138 1 to 8-output demultiplexer, the TTL 74LS139 Dual 1-to-4 output demultiplexer or the CMOS CD4514 1-to-16 output demultiplexer.

Out	out Select	Data output
b	а	Selected
0	0	А
0	1	В
1	0	С
1	1	D

Truth Table

LOGIC FAMILIES

∞A circuit configuration or approach used to produce a type of digital integrated circuit is called Logic Family.

∞By using logic families we can generate different logic functions, when fabricated in the form of an IC with the same approach, or in other words belonging to the same logic family, will have identical electrical characteristics.

 ${\it \ref{thm:setofdigitallCsbelonging}} to the same logic family are electrically compatible with each other.$

Some common Characteristics of the Same Logic Family include Supply voltage range, speed of response, power dissipation, input and output logic levels, current sourcing and sinking capability, fanout, noise margin, etc.


©Choosing digital ICs from the same logic family guarantees that these ICs are compatible with respect to each other and that the system as a whole performs the intended logicfunction.

TYPESOFLOGICFAMILY:-

- ^I Theentire rangeof digitallCs isfabricatedusingeitherbipolar devicesor MOSdevicesor a combination of the two.

Diodelogic(DL) Resistor-Transistor logic (RTL) Diode-transistor logic (DTL) Transistor-Transistorlogic(TTL) Emitter Coupled Logic (ECL), (alsoknownasCurrentModeLogic(CML)) Integrated Injection logic (I2L)

80 TheBi-MOS logicfamilyusesbothbipolarand MOSdevices.




ThePMOS family (using P-channel MOSFETs) TheNMOSfamily(usingN-channelMOSFETs)

The CMOSfamily(usingboth N-and P-channeldevices) SOME

OPERATIONAL PROPERTIES OF LOGIC FAMILY:-

DCSupplyVoltage:-

Thenominalvalue of thedc supply voltageforTTL (transisitor-transistor logic) and CMOS (complementary metal-oxide semiconductor) devices is +5V.Althoughommittedfromlogicdiagramsforsimplicity,thisvoltage is connected to Vcc or VDD pin of an IC package and ground is connected to the GND pin.



NoiseImmunity:-

- Noise is the unwanted voltage that is induced in electrical circuits and can present a threat to the poor operation of the circuit. In order not to be adversely effected bynoise, a logic circuit must have a certain amount of 'noise immunity'.
- I This is the ability to tolerate a certain amount of unwanted voltage fluctuation on its inputs without changing its output state is called Noise Immunity.

NoiseMargin:-

- Ameasureofacircuit'snoiseimmunityiscalled'noisemargin'whichisexpressedinvolts.
- ^I There are two values of noise margin specified for a given logic circuit: the HIGH (V_{NH}) and LOW (V_{NL}) noise margins.

Theseare defined by following equations:

 $V_{NH}=V_{OH}(Min)-V_{IH}(Min)V_{NL}=V_{IL}(Max) - V_{OL}(Max)$

PowerDissipation:-

- A logic gate draws ICCH currentfrom the supply when the gate is in the HIGH output state, draws ICCL current from the supply in the LOW output state.
- Average power is

PD=VCCICCwhereICC=(ICCH+ICCL)/2

PropagationDelaytime:-

When asignal passes (propagates) through a logic circuit, it always experiences atime delayas shown below. A change in the output level always occurs a short time, called 'propagation delay time', later than the change in the input level that caused it.

FanOutofGates:-


When the output of a logic gate is connected to one or more inputs of other gates, a load on the driving gate is created. There is a limit to the number of load gates that a given gate can drive. This limit is called the 'Fan-Out' of the gate.

TRANSISTOR-TRANSISTORLOGIC:-

- In Transistor-Transistorlogicorjust TTL, logicgates are builtonly around transistors.
- TTL wasdeveloped in 1965. Through theyears basic TTL has been improved to meetperformance
- requirements. There are many versions or families of TTL.
- I Forexample
 - Standard TTL
 - I High SpeedTTL(twiceasfast,twiceasmuchpower)
 - LowPowerTTL (1/10 thespeed, 1/10thepowerof "standard"TTL) Schhottky
 - TTL etc. (for high-frequency uses)
- ^I All TTL logic families have three configurationsfor outputs
 - 1. Totempole output
 - 2. Opencollectoroutput
 - 3. Tristateoutput

Totempole output:-

- Additionofanactivepullup circuit in theoutputof a gate iscalledtotempole.
- To increase the switching speedof thegate which is limited due to the parasitic capacitance at the output totem pole is used.
- ¹ The circuit of a totem-pole NAND gate is shown below, which has got three stages
 - 1. Input Stage
 - 2. PhaseSplitterStage
 - 3. Output Stage



- ¹ Transistor Q1 is a two-emitter NPN transistor, which is equivalent two NPN transistors with their base and emitter terminals tied together.
- ¹ The two emitters are the two inputs of the NAND gate

In TTL technology multiple emitter transistors are used for the input devices DiodesD2and D3 are protection diodesused to limit negative input voltages.

- ¹ When there is large negative voltage at input, the diode conducts and shorting it to the ground Q2 provides complementary voltages for the output transistors Q3 and Q4.
- ¹ The combination of Q3 and Q4 forms the output circuit often referred to as a totem polearrangement (Q4 is stacked on top of Q3). In such an arrangement, either Q3 or Q4 conducts at a time depending upon the logic status of the inputs


Diode D1 ensures that Q4 willturnoff when Q2 ison (HIGHinput) The output Y is taken from the top of Q3

AdvantagesofTotemPoleOutput:-

- ¹ The features of this arrangement are
 - 1. Lowpowerconsumption
 - 2. Fastswitching
 - 3. Lowoutputimpedance

OPEN COLLECTOR OUTPUT:-

I Figure below shows the circuit of a typical TTL gate with open-collector output Observe here that the circuit elements associated with Q3 in the totem-pole circuit are missing and the collector of Q4 is left open-circuited, hence the name open-collector.



An open-collector output can present a logic LOW output. Since there is no internal path from the output Y to the supply voltage V_{CC} , the circuit cannot present a logic HIGH on its own.

AdvantagesofOpenCollectorOutputs:-

- ¹ Open-collectoroutputscanbetieddirectlytogetherwhichresultsinthelogicalANDingoftheoutputs. Thusthe equivalent of anANDgatecanbeformedbysimplyconnectingtheoutputs.
- Increased current levels Standard TTL gates with totem-pole outputs can only provide a HIGH current output of 0.4 mA and a LOW current of 1.6 mA. Many open-collector gates have increased current ratings.
- Different voltage levels A wide variety of output HIGH voltages can be achieved using open-collector gates. This is useful in interfacing different logic families that have different voltage and current level requirements.

Disadvantageofopen-collectorgates:-

^I They haveslow switchingspeed.Thisis because the value ofpull-upresistor isinkW,whichresultsin a relatively long time Constants

ComparisonofTotemPoleandOpenCollectorOutput:-

The major advantage of using a totem-pole connection is that it offers low-output impedance in both the HIGH and LOW output states

Totem Pole	Open Collector
Output stage consists of pull-up transistor (Q3), diode resistor and pull-down transistor (Q4)	Output stage consists of only pull-down transistor
External pull-up resistor is not required	External pull-up resistor is required for proper operation of gate
Output of two gates cannot be tied together	Output of two gates can be tied together using wired AND technique
Operating speed is high	Operating speed is low


TRISTATE(THREE-STATE)LOGICOUPUT:-

- I Tristateoutput combinestheadvantagesof the totem-poleandopen collectorcircuits.
- ¹ Three output states are HIGH, LOW, and high impedance (Hi-Z).

EN	IN	OUT	
0	X	HI-Z	
1	0	0	
1	1	1	EN EN

- For the symbol and truth table, IN is the data input, and EN, the additional enable input for control.For EN = 0, regardless of the value on IN(denoted by X), the output value is Hi-Z. For EN = 1, the output value follows the input value.
- Data input, IN, can be inverted. Control input, EN, can be inverted by addition of "bubbles" to signals IN OUT EN.
- ¹ This requires two inputs: input and enable EN is to make output Hi-Z or followinput.

STANDARDTTLNANDGATE:



CMOSTECHNOLOGY:-

- I MOS standsforMetalOxide Semiconductorand thistechnologyusesFETs.
- MOS can be classified into three sub-families:

PMOS(P-channel) NMOS(N-channel) CMOS(ComplementaryMOS,mostcommon)


^I The followingsimplifiedsymbols are used torepresentMOSFET transistorsinmost CMOS.Thegate of a MOS transistor controls the flow of the current between the drain and the source. The MOS transistor can be viewed as a simple ON/OFF switch.

AdvantagesofMOSDigitallCs:-

- 1 Theyaresimpleandinexpensivetofabricate.
- CanbeusedforHigherintegrationandconsume littlepower.

Disadvantagesof MOSDigitalICs:-

- 1 ThereispossibilityforStatic-electricitydamage.
- 1 They are slower than TTL.




ECL:EMITTER-COUPLEDLOGIC:-

- ¹ The key to reduce propagation delay in a bipolar logic family is to prevent a gate's transistors from saturating. It is possible to prevent saturation by using a radically different circuit structure, called current-mode logic (CML) or emitter-coupled logic (ECL).
- Unlike the other logic families in this chapter, ECL does not produce a large voltage swing between the LOWand HIGHlevels butit has a smallvoltageswing, less than a volt, and it internallyswitches current between two possible paths, depending on the output state.

BasicECLCircuit

- ^I The basic idea of current-mode logic is illustrated by the inverter/buffer circuit in the figure. This circuit has both an inverting output (OUT1) and a non-inverting output (OUT2).
- Twotransistorsareconnectedasadifferentialamplifierwithacommonemitterresistor.
- Thesupply voltages forthis exampleareVCC = 5.0, VBB= 4.0, andVEE= 0V, andtheinputLOW and HIGH levels are defined to be 3.6 and 4.4 V. This circuit actually produces output LOW and HIGH levels that are 0.6 V higher (4.2 and 5.0 V).



TTLvs. CMOS:-


- I TTLhaslesspropagationdelay than CMOS i.e.TTL is good where high speed is needed. And
- CMOS 4000 is good for Battery equipment and where speed is not so important.
- CMOS requires lesspowerthan TTLi.e.powerdissipationandhencepowerconsumptionis lessfor CMOS.

COUNTER

- I A counter is a device which stores (and sometimes displays) the number of times a particular event or process has occurred. In electronics, counters can be implemented quite easily using register-type circuits.
- ¹ There are different types of counters, viz.
 - o Asynchronous(ripple)counter
 - o Synchronouscounter
 - Decadecounter
 - o Up/downcounter
 - o Ringcounter
 - o Johnsoncounter
 - \circ Cascadedcounter
 - \circ Modulus counter.

Synchronouscounter

- A4-bitsynchronouscounterusingJKflip-flopsisshown inthefigure.
- In synchronouscounters, the clockinputs of all the flip-flops are connected together and are triggered by the input pulses. Thus, all the flip-flops change state simultaneously (inparallel).




- 1 The circuitbelowisa4-bitsynchronouscounter.
- The JandK inputs ofFF0 are connectedtoHIGH. FF1has its Jand Kinputsconnectedtotheoutput of FF0, and the J and K inputs of FF2 are connected to the output of an AND gate that is fed by the outputs of FF0 and FF1.
- Asimpleway of implementing the logic for each bit of an ascending counter (which is what is depicted in the image to the right) is for each bit to toggle when all of the less significant bits are at a logic high state.
- For example, bit 1 toggles when bit 0 is logic high; bit 2 toggles when both bit 1 and bit 0 are logic high; bit 3 toggles when bit 2, bit 1 and bit 0 are all high; and so on.

Synchronouscounterscanalso be implemented with hardwarefinitestate machines, which are more complex but allow for smoother, more stable transitions.

AsynchronousCounter

- 1 Anasynchronous(ripple)counterisasingled-typeflip-flop,withitsJ(data)inputfedfromitsown inverted output.
- This circuit can store one bit, and hence can count fromzero to one before it overflows (starts over from 0).




- ¹ This counter will increment once for every clock cycle and takes two clock cycles to overflow, so every cycle it will alternate between a transition from 0 to 1 and a transition from 1 to 0.
- 1 Thiscreatesanewclockwitha50%dutycycleatexactlyhalfthefrequencyoftheinputclock.
- If this output is then used as the clock signal for a similarly arranged D flip-flop, remembering to invert the output to the input, one will get another 1 bit counter that counts half as fast. These together yield a two-bit counter.
- ¹ Additional flip-flops can be added, by always inverting the output to its own input, and using the output from the previous flip-flop as the clock signal. The result is called a ripple counter, which can count to $2^n 1$, where n is the number of bits (flip-flop stages) in the counter.
- Ripple counters suffer from unstable outputs as the overflows "ripple" from stage to stage, but they find application as dividers for clock signals.

ModulusCounter

- A moduluscounter isthat whichproduces an outputpulse after a certain number of inputpulses is applied. Inmoduluscounter the total countpossible is based on the number of stages, i.e., digit positions.

- Moduluscountersareusedindigitalcomputers.
- A binary modulo-8 counter with three flip-flops, i.e., three stages, will produce an output pulse, i.e., display an output one-digit, after eight input pulses have been counted, i.e., entered or applied. This assumes that the counter started in the zero-condition.

AsynchronousDecadeCounter




- Adecadecounter cancountfromBCD "0" toBCD"9".
- A decadecounterrequires resetting to zero when the output countreaches the decimal value of 10, ie. when DCBA = 1010 and this condition is fed back to the reset input.
- A counter with a count sequence from binary "0000" (BCD = "0") through to "1001" (BCD = "9") is generallyreferred toasa BCDbinary-coded-decimalcounterbecauseitsten state sequences that of a BCD code but binary decade counters are more common.
- ¹ This typeof asynchronous countercountsupwards oneachleadingedgeof the input clocksignal starting from 0000 until it reaches an output 1001 (decimal 9).
- Both outputs Q_Aand Q_Dare now equal to logic "1" and the output from the NAND gate changes state from logic"1" to alogic "0" leveland whoseoutputis alsoconnected to the CLEAR(CLR) inputsof all the J-K Flip-flops.
- I This signal causesall of theQ outputs to be resetbacktobinary 0000onthe countof 10. OnceQAand QD are both equal to logic "0" the output of the NAND gate returns back to a logic level "1" and the counter restarts again from 0000. We now have a decade or Modulo-10counter.

DecadeCounterTruthTable


Clock Count	Output bit Pattern				De cim al
	QD	QC	QB	QA	∙Value
1	0	0	0	0	0
2	0	0	0	1	1
3	0	0	1	0	2
4	0	0	1	1	3
5	0	1	0	0	4
6	0	1	0	1	5
7	0	1	1	0	6
8	0	1	1	1	7
9	1	0	0	0	8
10	1	0	0	1	9
11	Counter Resets its Outputs back to Zero				

Up/DownCounter

- In a synchronousup-downbinary countertheflip-flop in the lowest-order position is complemented with every pulse.
- Aflip-flop in anyotherposition is complemented with apulse, provided all the lower-order pulse equal to 0.
- ¹ Up/Down counter is used to control the direction of the counter through a certain sequence.



- I From the sequence table we can observe that:
 - \circ ForboththeUPandDOWNsequences, Q₀toggles oneachclockpulse.
 - $\circ \quad \mbox{For the UP sequence, } Q_1 \mbox{changes stateon the next clockpulse when } Q_0 \mbox{=} 1.$
 - $\circ \quad \mbox{For the DOWN sequence, } Q_1 \mbox{changes state on the next clock pulse when } Q_0 \mbox{=} 0.$
 - \circ FortheUPsequence, Q₂ changesstateon thenext clockpulse when Q₀=Q₁=1.
 - $\circ \quad \mbox{For the DOWN sequence}, Q_2 changes state on the next clock pulse when Q_0 = Q_1 = 0.$



I These characteristicsare implemented with theAND, OR&NOTlogicconnected asshownin thelogic diagram above.


REGISTERS

INTRODUCTION:-

- 1 Thesequentialcircuitsknownasregisterareveryimportant logicalblockin mostof thedigitalsystems. Registers
- are used for storage and transfer of binary information in a digital system.
- A registeris mostlyusedforthepurposeof storingand shiftingbinary dataenteredinto itfroman external source and has no characteristics internal sequence of states.
- 1 The storagecapacity of aregisterisdefinedas the number of bits of digital data, it can store or retain. These
- I registers are normally used for temporary storage of data.

BUFFERREGISTER:-

- 1 These are thesimplestregistersandareusedforsimply storinga binaryword. These
- 1 may be controlled by Controlled Buffer Register.
- D flip -flops are used for constructing a buffer register orotherflip-flop can beused.
- 1 Thefigureshownbelowisa4-bitbufferregister.



- 1 Thebinary wordtobestoredisappliedtothedataterminals.
- When the clock pulse is applied, the output word becomes the same as the word applied at the input terminals, i.e. the input word is loaded into the register by the application of clockpulse.
- ^I When the positive clock edge arrives, the stored word becomes:


Q4Q3Q2Q1=X4X3X2X1

or Q=X .

Thiscircuit istooprimitivetobeof anyuse.

CONTROLLEDBUFFERREGISTER:-

¹ The figure shows a controlled buffer register.



- I If CLRgoesLOW,all theflip-flopsare RESETand theoutputbecomes, Q=0000. When
- CLR is HIGH, the register is ready for action

- LOADiscontrol input. 0
- 0 WhenLOADis HIGH, thedatabits XcanreachtheDinputsofFFs.
- Atthepositivegoingedgeofthenext clockpulse, the registerisloaded, i.e.

Q=X .


- ¹ <u>When</u>LOADisLOW, the XbitscannotreachtheFFs. At the same time the inverted signal LOAD is HIGH. This forces each flip-flop output to feedback to its data input.
- Thereforedataiscirculated orretainedaseach clockpulsearrives. 0
- In otherwordsthecontentregisterremainsunchanged in spiteofthe clock pulses. Longer
- 0 buffer registers can built by adding more FFs.

<u>CONTROLLEDBUFFERREGISTER:-</u>

- I A number of FFs connected togethersuch that data maybe shifted into and shifted out of them is called a shift register.
- Data maybeshifted into orout of the registereitherin serial form or in parallel form. There
- 0 are four basic types of shift registers
 - 1. Serialin, serial out
 - 2. Serialin, parallelout
 - 3. Parallelin, serialout
 - 4. Parallelin, parallel out


SERIALIN, SERIALOUTSHIFTREGISTER:-

- 0 This typeof shiftregisteracceptsdataserially, i.e., onebitata timeandalsooutputsdataserially. The
- logic diagram of a four bit serial in, serial out shift register is shown in belowfigure:
- In4stages i.e. with4FFs,theregistercanstoreupto4bitsof data.
- Π Serial data is applied at the D input of the first FF. The Q output of the first FF is connected to theD inputofthe secondFF, the outputofthesecond FFisconnectedtotheDinputofthe thirdFF and the Q output of the third FF is connected to the D input of the fourth FF. The data is outputted from the Q terminal of the last FF.
- ¹ When a serial data is transferred to a register, each new bit is clocked into the first FF at the positive going edge of each clock pulse.
- 0 The bit that is previously stored by the first FF is transferred to the second FF.
- 0 Thebit that is stored by the second FF is transferred to the third FF, and soon. The
- bit that was stored by the last FF is shifted out.
- 0 Ashift registercan alsobeconstructedusingJ-KFFsorS-RFFsasshownin thefigurebelow.



SERIALIN, PARALLELOUTSHIFTREGISTER:-


- In this typeof register, the data bits are entered into the registers erially, but the data stored in the register is shifted out in the parallel form.
- ¹ Whenthedatabitsare storedonce,eachbitsappearson its respectiveoutput lineand allbitsare availablesimultaneously,ratherthanbit–by–bitbasisasintheserialoutput.
- ¹ The serialin, parallelout shift registercanbeused asaserialin, serialout shiftregisterif theoutputis taken from the Q terminal of the last FF.
- 1 Thelogicdiagramand logicsymbolofa 4bitserialin, parallelout shiftregisterisgivenbelow.



A4-bitserialin,paralleloutshiftregister

PARALLELIN, SERIALOUTSHIFTREGISTER:-


- I For parallel in, serial out shift register the data bits are entered simultaneously into their respectivestages onparallel lines, rather thanonbit by bitbasis on one line as with serialdata inputs, butthedata bits are transferred out of the register serially, i.e., on a bit by bit basis over a single line.
- ¹ Thelogicdiagramandlogicsymbolof4bitparallelin,serialoutshiftregisterusingDFFsisshown below.
- ¹ Therearefourdata lines A, B, Cand Dthrough which thedata isentered into the registerin parallel form.
- The signal Shift /LOAD allows
 - 1. Thedatatobeenteredinparallelformintotheregisterand
 - 2. Thedatatobeshiftedoutseriallyfromterminal Q₄.
- WhenShift /LOADline is HIGH, gates G1,G2, and G3 are disabled, butgatesG4, G5and G6are enabled allowing the data bits to shift right from one stage to next.
- ^I WhenShift /LOAD line is LOW,gatesG4,G5 andG6aredisabled, whereasgatesG1,G2andG3are enabled allowing the data input to appear at the D inputs of the respective FFs.
- ¹ Whenclockpulse isapplied, thesedatabitsare shifted to the Qoutputterminalsof the FFsand therefore the data is inputted in one step.
- ^I TheORgate allows eitherthenormalshiftingop<u>eratio</u>n or the paralleldataentry dependingon which AND gates are enabled by the level on the Shift /LOAD input.



A4-bitparallelin,serialoutshift register

PARALLELIN, PARALLELOUTSHIFTREGISTER:-

- In a parallel in, parallel out shift register, the data entered into the register in parallel form and also the data taken out of the register in parallel form. Immediately following the simultaneous entry of all data bits appear on the parallel outputs.
- I Thefigure shownbelowisa4bit parallelinparallelout shift registerusingDFFs. Data
- applied to the D input terminals of the FFs.
- When a clockpulse is applied at the positive edge of that pulse, the Dinputs are shifted into the Q outputs of the FFs.
- 1 The registernowstoresthe data.
- I Thestoreddataisavailableinstantaneouslyforshiftingoutinparallelform.




Logicdiagramofa4- bitparallelin,paralleloutshiftregister

BIDIRECTIONALSHIFTREGISTER:-

- ¹ In bidirectional shift register isone in which thedatabits canbeshiftedfromlefttoright orfrom rightto left.
- ¹ Thefigure shownbelowthe logic diagramof a4bit serialin, serialout, bidirectional(shift-left, shift- right) shift register.
- Right/Left is the modesignal. When Right/Left is a 1, the logiccircuit works as a shift right shift register. When Right /Left is a 0, the logic circuit works as a shift right shift register.


- ¹ The bidirectional is achieved by using the mode signal and two AND gates and one OR gate for each stage.
- A HIGH on the Right/Left control input enables the AND gates G₁, G₂, G₃and G₄and disables the AND gates G₅, G₆, G₇and G₈and the state ofQ output ofeachFF is passed through the gate to the D input of the following FF. When clock pulse occurs, the data bits are effectively shifted one place to theright.
- A LOWRight/Left control input enables the AND gates G₅, G₆, G₇and G₈and disables the AND gates G₁,G₂, G₃and G₄andthe Q outputofeachFF ispassed to theD inputofthe precedingFF. When clock pulse occurs the data bits are then effectively shifted one place to the left.
- ¹ So,thecircuitworksasabidirectionalshiftregister.



Logicdiagramof4-bitbidirectionalshiftregister

UNIVERSALSHIFTREGISTERS:-

- ¹ Theregisterwhichhasbothshifts andparallel loadcapabilities, it is referred as a universal shift register. So, universal shift register is a bidirectional register, whose input can be either in serial form or in parallel form and whose output also can be either in serial form or parallel form.
- I Theuniversalshiftregistercanberealized using multiplexers.
- The figure shows the logic diagram of a 4 bit universal shift register that has all the capabilities of a general shift register.



- I ItconsistsoffourDflip-flopsandfour multiplexers.
- I Thefourmultiplexershavetwo commonselectioninputsS1andS0.
- ¹ The selectioninputscontrolthe modeof operation of the registerisaccording to the function entries shown in the table.
- $\$ WhenS₁S₀=00 thepresent value of the register is applied to the Dinputsofflip-flops. This condition forms a path from the output of each FF into the input of the same FF.
- I Thenext clock edge transfers into each FFthebinary value itheldpreviously, and no change of state occurs.
- $\$ WhenS₁S₀=01,terminal 1of the multiplexer inputs haveapathof the D inputsof theflip-flops. This causes a shift right operation, with serial input transferred into FF₄.
- \mathbb{I} When S₁S₀=10 ashift left operation results with the other serial input going into the FF₁.
- I Finally when $S_1S_0=11$, the binary information on the parallelinput linesis transferred into the register simultaneously during the next clock edge.

Functionaltablefortheregisteroffig- a:

Mode control				
S ₁	S ₀	Register operation		
0	0	No change		
0	1	Shift right		
1	0	Shift left		
1	1	Parallel load		

APPLICATIONSOFSHIFTREGISTERS:-

1. Timedelays:

- Indigitalsystems, it is necessary to delay the transfer of data until the operation of the other data have been completed, or to synchronize the arrival of data at a subsystem where it is processed with other data.
- Ashiftregistercanbeusedtodelaythearrivalofserialdatabya specificnumberofclock pulses, sincethe numberof stagescorrespondsto thenumberof clockpulsesrequired to shift each bit completely through the register.
- ¹ Thetotaltimedelaycanbecontrolledbyadjustingtheclockfrequencyandbythenumberof stagesintheregister.
- In practice, the clockfrequencyisfixed and thetotal delay can be adjusted only by controlling the number of stages through which the data is passed.

2. Serial/Paralleldataconversion:

- Transferofdata inparallelformismuchfasterthan thatin serialform.
- Similarly the processing of data is much faster when all the data bits areavailable simultaneously. Thus indigital systems in which speed is important sotooperate on data parallel form is used.
- ^I Whenlargedataistobetransmittedoverlongdistances,transmittingdataonparallellinesis costlyandimpracticable.
- It is convenient and economical to transmitdata inserial form, since serial data transmission requires only one line.

- Shift registers are used for converting serial data to parallel form, so that a serial input can be processed by a parallel system and for converting parallel data to serial form, so that paralleldata can be transmitted serially.
- A serial in, parallel out shift register can be used to perform serial-to parallel conversion, and a parallel in, serial out shift register can be used to perform parallel- to -serial conversion.
- A universal shift register can be used to perform both the serial- to-parallel and parallel-toserial data conversion.
- A bidirectional shift register can be used to reverse the order of data.

<u>RINGANDJOHNSONCOUNTER</u>:-

- Ringcountersareconstructedbymodifyingtheserial-in, serial-out, shiftregister.
- 1 Therearetwotypesofringcounters
 - i) Basicringcounter
 - ii) Johnsoncounter
- ¹ Thebasicringcounter canbeobtainedfroma serial-in serial-outshift registerby connecting theQ output of the last FF to the D input of the first FF.
- ^I The Johnson counter canbeobtainedfromserial-in, serial- out, shiftregisterby connecting the Q output of the last FF to the D input of the first FF.
- Ring counteroutputscanbeused asasequence of synchronizing pulses. The
- ring counter is a decimal counter.

D/AandA/DConverter

WeightedRegisterNetwork

Themostsignificantbit(MSB)resistanceisone-eighthoftheleastsignificantbit(LSB)resistance. R_Lismuchlargerthan 8R. The voltages $V_{\mathcal{R}}$, V_B , V_C and V_D can be either equal to V (for logic 1) or 0 (for logical 0). Thus there are 2⁴= 16 input combinations from 0000 to 1111. The output voltage V_0 , given by Millman's theorem is

V₀=

Wheninput is 0001, $V_{\mathcal{A}} = V_B = V_C = 0$ and $V_D = V$ and output is V/15. If input is 0010, $V_{\mathcal{A}} = V_B = V_D = 0$ and $V_C = V_B input of 2V/15$. If input is 0011, $V_{\mathcal{A}} = V_B = 0$ and $V_C = V_D = V$ giving an output of 3v/15. Thus, the output voltage varies from 0 to V in steps of V/15.

BinaryLadder Network

The weighted resistor network requires a range of resistor values. The binary ladder network requires only two resistancevalues. From node1, theresistance to the digital source is 2R and resistance to ground =

R+(2R)(2R)/(2R+2R)=2R

Thus, from each of the nodes 1,2,3,4, the resistance to source and ground is 2 Reach. A digital input 0001 means that D is connected to V and A, B, C are grounded. The output voltage V_0 is V/16. Thus as input varies from 0000 to 1111, the output varies from V/16 to V in steps of V/16.

Acompletedigital-to-analogconvertercircuitconsists of an umber of ladder networks (to deal with more bits of data), operational amplifier, gates etc.


PerformanceCharacteristicsofD/Aconverters

TheperformancecharacteristicsofD/Aconvertersare resolution, accuracy, linear errors, monotonicity, setting time and temperature sensitivity.

- (a) **Resolution:**ItisthereciprocalofthenumberofdiscretestepsintheD/Aoutput.Evidentlyresolutiondepends on the number of bits. The percentage resolution is $[1/(2^{N}-1)] * 100$ where N is the number of bits. The percentage resolution for different values of N is given intable.
- (b) Accuracy: Itisameasure of the difference between actual output and expected output. Itis expressed as a percentage of the maximum output voltage. If the maximum output voltage (or fulls called effection) is 5V and 0.1 accuracy is ±0.1%, then the maximum error is 100 *5=0.005 Vor 5mV. Ideally the accuracy should be better than ±0.5 of LSB. In an 8 bit converter, LSB is 1/256 or 0.39% of fulls cale. The accuracy should be better than 0.2%.
- (c) **Setting Time:** When the input signal changes, it is desirable that analog output signal should immediately show the new output value. However in actual practice, the D/A converter takes some time to settle at the new positionoftheoutputvoltage.Settingtimeis definedasthetimetakenbythe D/Aconverterto settlewith±1/2 LSB of its final value when a change in input digital signal occurs. The final time taken to settle down to new value is due to the transients and oscillations in the output voltage. Figure shows the definition of settingtime.

Table				
3 bit Binary word	Analog voltage			
000	0			
001	1			
010	2			
011	3			
100	4			
101	5			
110	6			
111	7			


Fig 1




Quantizationerror:

An analog to digital converter changes analog signal into digital signal. It is important to note that in D/A converter the number of input is fixed. In 4 bit D/a converter there are 16 possible inputs and in 6 bit D/A converterthereare64 possible inputs. However, inA/Dconverter the analog input voltage can have any value in the specified range but the digital output can have only 2^N discrete levels (for N bit converter). This means that there is a certain range of input voltage which correspond to every discrete output level.

Consider a 4 bit A/D converter having a resolution of 1 count per 100 mV. Fig (b) shows the analog input and digital output. It is seen that for input voltage range of 50 mV to 150 mV, the output is same i.e. 0001, for input voltage range of 150 mV to 250 mV, the output is the same, i.e. 0010. Thus we have one digital output for each 100 mV input range. If the digital signal of 0010 is fed to a D/A converter, it will show an output of 200 V whereastheoriginalinputvoltagewasbetween150V and250 v.Thiserroriscalledquntisationerrorandinthis case this quntisation error can be ±50 mV and is equal to ±1/2 LSB.



Fig(a)A/DConverter




Fig(b)Quantisationerror

StairStepA/DConverter /RampA/D converter:


Thisconverterisalsocalleddigitalramporthecounter typeA/Dconverter.Figureshowsthe configurationfor8 bit converter. As seen in figure it uses a D/A converter and a binary counter to produce the digital number corresponding to analog input. The main components are comparator, AND gate, D/A converter, divide by 256 counter and latches. The analog input is given to non-inverting terminal of comparator. The D/A converter provides stair step reference voltage.

Let he counter be in reset state and output of D/A converter be zero. An analog input is given to non-inverting terminal of comparator. Since the reference input is 0, the comparator gives High output and enables the AND gate. The clock pulses cause advancing of counter through its binary states and stair step reference voltage is produced from D/A converter. As the counter keeps advancing, successively higher stair step output voltage is produced. When this stair step voltage reaches the level of analog input voltage, the comparator output goes LowanddisablestheANDgate.Theclockpulsesarecutoffand counterstops. Thestate of counteratthispoint is equal to the number of steps in reference voltage at which comparison occurs. The binary number corresponding to this number of steps is the value of the analog input voltage. The control logic causes this binary number to be loaded into the latches and counter is reset.


Thisconverterisratherslowinaction because the counterhasto passthrough the maximum number of states before a conversion takes place. For 8 bit device this means 256 counter states.



Fig(a)8bitup-downcountertypeA/Dconverter



Fig(b)Trackingactionofupdowncountertype A/D Converter



Fig(c)SingleslopeA/Dconverter

DualslopeA/Dconverter:

ThesingleslopeA/Dconverterissuscetible to noise. Thedualslopeconverterisfree from this problem. It uses an opampused as integreting amplifier for ramp generator. It is duals loped evice because it uses a fixed slope ramp as well as variable slope ramp. Fig. Shows the configuration.

 $\label{eq:lisseenthat} It is seen that the integrating op-ampuses a capacitor in the feedback path.$

Outputvoltageofintegretingop-amp= $-C_{c}^{1} fidt = -R_{c} V_{in}^{1} dt$


Thus the output voltage is integral of an alog input voltage. If V_{in} is constant, we get an output - V_{in}_{RC} which is a fixed slope ramp. If V_{in} is variable we get a ramp with fixed as well as variable slope.

Lettheoutputoftheintegretingamplifierbezeroandcounterbereset. Apositive analoginput V_{in}isapplied through switch S, we get a ramp output and the counter starts working. When counter reaches a specified count, it will be reset again and the control logic switches on the negative reference voltage - V_{ref} (through switch S). At this instant the capacitor C is charged to a negative voltage - V proportional to analog input voltage. When- V_{ref} is connected the capacitor starts discharging linearly due to constant current from - V_{ref} .

t

The output of integrating amplifier is now a positive fixed sloper ampstarting at –V. Ascapacitor discharges, the counter advances from the resetstate. When the output of integrator becomes zero, the comparator output

becomes Low and disables the clock signal to the AND gate. The counter is therefore stopped and the binary counterislatched. This completes one conversion cycle. The binary countisproportional to analoginput $V_{\rm in}$.



SuccessiveApproximationA/DConverter:

This is the most widely used A/D converter. As the name suggests the digital output tends towards analog inputthrough successive approximations. Fig. Shows the configuration. The main components are op-amp comparator, controllogic, SA(successive approximation) register and D/A converter. As shown it is a waited with a sing a maximum reference of 64 V.

Let the analog input be 26.1 v. The SA register is first set to zero. Then 1 is placed in MSB. This is fed to D/A converter whose output goes to comparator. Sincetheanalog input (26.1 V) isless than D/A output (i.e. 32V) the MSB is set to zero. Then 1 is placed inbit next to MSB. Nowthe output of D/A is 16 V. Since analog input ismore than 16 V, this 1 is retained in this bit position. Next 1 is placed in third bit position. Now the D/A output is 24 V which is less than analog input. Therefore this 1 bit is retained and 1 is placed in the nextbit.Now the D/A output is 28 V, which is more than analog input. Therefore this 1 bit is set to zero and 1 is placed in 5th bit position producing a D/Aoutput of 26 V. It islessthan analog input. Therefore than analog input. Therefore LSB is set to zero and the converter gives an output of 26 V.

ThesuccessiveapproximationmethodofA/Dconverterisveryfastandtakesonlyabout250ns/bit.

PerformanceCharacteristicsofA/Dconverters:

TheperformancecharacteristicsofA/Dconvertersareresolution, accuracy, A/D gainanddriftandA/Dspeed.

- (a) Resolution: A/D rsolutionisthe change involtage inputnecessary for aone bit change inoutput. It can also be expressed as percent.
- (b) A/D Accuracy: The accuracyof A/Dconversionislimited by the ±1/2 LSBdue to quantisation error and the other errors of the system. It is defined as the maximum deviation of digital output from the ideal linear reference line. Ideally it aproaches ±1/2 LSB.
- (c) A/D gainand Drift: A/D gainisthevoltage output isdevided bythevoltage input at thelinearityreferenceline. It can usually be zeroed out.

Driftmeanschangeincircuitparameterswithtime. Drifterrorsof upto±1/2LSB will causeamaximum errors of one LSB between the first and the last transition. Very low drift is quite difficult to achieve and increases cost of the device.

(d) A/D speed: It can bedefinedintwo ways, i.e.either thetime necessary to do one conversion ortheline between successive conversion at the highest rate possible. Speed depends on the settling time of components and the speed of the logic.

